{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T08:48:19Z","timestamp":1725785299077},"reference-count":0,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,4]]},"DOI":"10.1109\/codit.2018.8394842","type":"proceedings-article","created":{"date-parts":[[2018,6,26]],"date-time":"2018-06-26T00:38:20Z","timestamp":1529973500000},"page":"403-408","source":"Crossref","is-referenced-by-count":3,"title":["FPGA Master based on chip communications architecture for Cyclone V SoC running Linux"],"prefix":"10.1109","author":[{"given":"Rihards","family":"Novickis","sequence":"first","affiliation":[]},{"given":"Modris","family":"Greitans","sequence":"additional","affiliation":[]}],"member":"263","event":{"name":"2018 5th International Conference on Control, Decision and Information Technologies (CoDIT)","start":{"date-parts":[[2018,4,10]]},"location":"Thessaloniki","end":{"date-parts":[[2018,4,13]]}},"container-title":["2018 5th International Conference on Control, Decision and Information Technologies (CoDIT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8362241\/8394767\/08394842.pdf?arnumber=8394842","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,7,23]],"date-time":"2018-07-23T23:03:51Z","timestamp":1532387031000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8394842\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,4]]},"references-count":0,"URL":"https:\/\/doi.org\/10.1109\/codit.2018.8394842","relation":{},"subject":[],"published":{"date-parts":[[2018,4]]}}}