{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,2]],"date-time":"2025-05-02T04:13:17Z","timestamp":1746159197326,"version":"3.40.4"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,12]]},"DOI":"10.1109\/coginfocom.2013.6719258","type":"proceedings-article","created":{"date-parts":[[2014,1,24]],"date-time":"2014-01-24T21:22:06Z","timestamp":1390598526000},"page":"29-32","source":"Crossref","is-referenced-by-count":2,"title":["FPGA implemented reduced Ethernet MAC"],"prefix":"10.1109","author":[{"given":"Jozsef","family":"Suto","sequence":"first","affiliation":[]},{"given":"Stefan","family":"Oniga","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCSN.2011.6013943"},{"key":"14","first-page":"67","article-title":"Definition and synergies of cognitive infocommunications","volume":"9","author":"baranyi","year":"2012","journal-title":"Acta Polytechnica Hungarica"},{"key":"11","doi-asserted-by":"crossref","first-page":"156","DOI":"10.1007\/3-540-61730-2_16","article-title":"Paralell CRC computation in FPGAs","author":"braun","year":"1996","journal-title":"Field-Programmable Logic Smart Applications New Paradigms and Compilers"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2003.1234528"},{"journal-title":"Ethernet Transceiver with HP Auto MDIX and Flex PWR Technology","year":"0","key":"3"},{"journal-title":"Computer Networks","year":"2003","author":"tanenbaum","key":"2"},{"key":"1","volume":"1","author":"petre?nyi","year":"2010","journal-title":"Windows Server TCP\/IP Foundations"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/NSSMIC.2004.1466306"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/NORCHP.2005.1596997"},{"key":"6","volume":"2","author":"petre?nyi","year":"2010","journal-title":"Windows Server TCP\/IP Foundations"},{"journal-title":"PicoBlaze 8-bit Embedded Microcontroller User Guide for Extended Spartan-3 and Virtex-5 FPGAs","year":"2011","key":"5"},{"journal-title":"Logi CORE IP Tri-mode Ethernet MAC v4 5 User Guide","year":"2011","key":"4"},{"key":"9","doi-asserted-by":"crossref","first-page":"757","DOI":"10.1109\/ICASIC.2003.1277321","article-title":"MAC implementation with embedded system","volume":"2","author":"yang","year":"2003","journal-title":"ASIC 2003 Proceedings 5th International Conference on"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/MSE.2007.69"}],"event":{"name":"2013 IEEE 4th International Conference on Cognitive Infocommunications (CogInfoCom)","start":{"date-parts":[[2013,12,2]]},"location":"Budapest, Hungary","end":{"date-parts":[[2013,12,5]]}},"container-title":["2013 IEEE 4th International Conference on Cognitive Infocommunications (CogInfoCom)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6708578\/6719162\/06719258.pdf?arnumber=6719258","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,1]],"date-time":"2025-05-01T17:18:05Z","timestamp":1746119885000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6719258\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,12]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/coginfocom.2013.6719258","relation":{},"subject":[],"published":{"date-parts":[[2013,12]]}}}