{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,23]],"date-time":"2025-08-23T05:10:32Z","timestamp":1755925832142,"version":"3.44.0"},"reference-count":25,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,8,4]],"date-time":"2025-08-04T00:00:00Z","timestamp":1754265600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,8,4]],"date-time":"2025-08-04T00:00:00Z","timestamp":1754265600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,8,4]]},"DOI":"10.1109\/coins65080.2025.11125771","type":"proceedings-article","created":{"date-parts":[[2025,8,22]],"date-time":"2025-08-22T23:57:49Z","timestamp":1755907069000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["Memristor-Assisted Secure SRAM Architectures for Protection Against Data Imprinting Attacks"],"prefix":"10.1109","author":[{"given":"Ankur","family":"Singh","sequence":"first","affiliation":[{"name":"University of Wisconsin-Madison,Department of Electrical and Computer Engineering"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Subhradip","family":"Chakraborty","sequence":"additional","affiliation":[{"name":"University of Wisconsin-Madison,Department of Electrical and Computer Engineering"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zihan","family":"Yin","sequence":"additional","affiliation":[{"name":"University of Wisconsin-Madison,Department of Electrical and Computer Engineering"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Akhilesh","family":"Jaiswal","sequence":"additional","affiliation":[{"name":"University of Wisconsin-Madison,Department of Electrical and Computer Engineering"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2497558"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2007.203"},{"key":"ref3","first-page":"298","article-title":"Novel security strategies for sram in powered-off state to resist physical attack","volume-title":"Proceedings of the 2009 12th International Symposium on Integrated Circuits","author":"Wenjing"},{"key":"ref4","article-title":"Low temperature data remanence in static ram","volume-title":"tech. rep.","author":"Skorobogatov","year":"2002"},{"key":"ref5","article-title":"Data remanence in semiconductor devices","volume-title":"10th USENIX Security Symposium (USENIX Security 01)","author":"Gutmann"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-08302-5_15"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2012.6330672"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1506409.1506429"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/SISW.2002.1183512"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/AICAS59952.2024.10595875"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED60706.2024.10528729"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.2980533"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2018.2790840"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2642198"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2018.8465935"},{"key":"ref16","first-page":"1","article-title":"Xor-cim: Compute-in-memory sram architecture with embedded xor encryption","volume-title":"Proceedings of the 39th International Conference on Computer-Aided Design","author":"Huang"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2963616"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1098\/rspa.2009.0553"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICCSS51193.2021.9464188"},{"key":"ref20","first-page":"1","article-title":"Xor-cim: Compute-in-memory sram architecture with embedded xor encryption","volume-title":"Proceedings of the 39th International Conference on Computer-Aided Design","author":"Huang"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1007\/s00034-023-02481-5"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2848999"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2022.3160940"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/3649476.3658789"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/EDSSC.2015.7285052"}],"event":{"name":"2025 IEEE International Conference on Omni-layer Intelligent Systems (COINS)","location":"Madison, WI, USA","start":{"date-parts":[[2025,8,4]]},"end":{"date-parts":[[2025,8,6]]}},"container-title":["2025 IEEE International Conference on Omni-layer Intelligent Systems (COINS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11125678\/11125719\/11125771.pdf?arnumber=11125771","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,23]],"date-time":"2025-08-23T04:46:49Z","timestamp":1755924409000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11125771\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,8,4]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/coins65080.2025.11125771","relation":{},"subject":[],"published":{"date-parts":[[2025,8,4]]}}}