{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T18:20:04Z","timestamp":1775067604505,"version":"3.50.1"},"reference-count":90,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2016,1,1]],"date-time":"2016-01-01T00:00:00Z","timestamp":1451606400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100000266","name":"Engineering and Physical Sciences Research Council","doi-asserted-by":"publisher","award":["EP\/J015520\/1"],"award-info":[{"award-number":["EP\/J015520\/1"]}],"id":[{"id":"10.13039\/501100000266","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100000266","name":"Engineering and Physical Sciences Research Council","doi-asserted-by":"publisher","award":["EP\/L010550\/1"],"award-info":[{"award-number":["EP\/L010550\/1"]}],"id":[{"id":"10.13039\/501100000266","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Innovate U.K.","award":["TS\/L009390\/1"],"award-info":[{"award-number":["TS\/L009390\/1"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Commun. Surv. Tutorials"],"published-print":{"date-parts":[[2016]]},"DOI":"10.1109\/comst.2015.2510381","type":"journal-article","created":{"date-parts":[[2015,12,18]],"date-time":"2015-12-18T14:08:43Z","timestamp":1450447723000},"page":"1098-1122","source":"Crossref","is-referenced-by-count":87,"title":["A Survey of FPGA-Based LDPC Decoders"],"prefix":"10.1109","volume":"18","author":[{"given":"Peter","family":"Hailes","sequence":"first","affiliation":[]},{"given":"Lei","family":"Xu","sequence":"additional","affiliation":[]},{"given":"Robert G.","family":"Maunder","sequence":"additional","affiliation":[]},{"given":"Bashir M.","family":"Al-Hashimi","sequence":"additional","affiliation":[]},{"given":"Lajos","family":"Hanzo","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref73","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2055250"},{"key":"ref72","doi-asserted-by":"publisher","DOI":"10.1109\/GLOCOM.2006.160"},{"key":"ref71","doi-asserted-by":"publisher","DOI":"10.1109\/WICT.2012.6409113"},{"key":"ref70","doi-asserted-by":"publisher","DOI":"10.1109\/ECCTD.2011.6043844"},{"key":"ref76","doi-asserted-by":"publisher","DOI":"10.1109\/SIPS.2006.352585"},{"key":"ref77","doi-asserted-by":"publisher","DOI":"10.1145\/2145694.2145722"},{"key":"ref74","doi-asserted-by":"publisher","DOI":"10.1109\/GLOCOM.2007.108"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/26.957394"},{"key":"ref75","doi-asserted-by":"crossref","first-page":"565","DOI":"10.1109\/TVLSI.2008.917540","article-title":"Optimal overlapped message passing decoding of quasi-cyclic LDPC codes","volume":"16","author":"dai","year":"2008","journal-title":"IEEE Trans Very Large Scale Integr Syst"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2001.922207"},{"key":"ref78","doi-asserted-by":"publisher","DOI":"10.1109\/ECCTD.2005.1522967"},{"key":"ref79","doi-asserted-by":"publisher","DOI":"10.1109\/ITCC.2004.1286526"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TCOMM.2004.831353"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.2004.831841"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/18.748992"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCOMM.2004.833048"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2007.894409"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2008.929671"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2002.1187067"},{"key":"ref34","doi-asserted-by":"crossref","first-page":"386","DOI":"10.1109\/TIT.2004.839541","article-title":"Regular and irregular progressive edge-growth tanner graphs","volume":"51","author":"eleftheriou","year":"2005","journal-title":"IEEE Trans Inf Theory"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1109\/ICSCS.2008.4746952"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1109\/CMC.2009.284"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2005.862074"},{"key":"ref63","first-page":"221","article-title":"Design of irregular LDPC codec on a single chip FPGA","author":"pei","year":"0","journal-title":"Proc IEEE Circuits Syst Symp Emerging Technol"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2011.08.002"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1109\/GLOCOM.2007.619"},{"key":"ref27","first-page":"273","article-title":"FPGA implementations of LDPC over GF(2\ufffdm) decoders","author":"spagnol","year":"0","journal-title":"Proc IEEE Workshop Signal Process Syst"},{"key":"ref65","doi-asserted-by":"publisher","DOI":"10.1109\/ALLERTON.2009.5394917"},{"key":"ref66","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2008.4629929"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.2004.842571"},{"key":"ref67","doi-asserted-by":"publisher","DOI":"10.4304\/jnw.6.1.36-45"},{"key":"ref68","doi-asserted-by":"publisher","DOI":"10.1109\/ICCRD.2010.186"},{"key":"ref69","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.378837"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1049\/el:19961141"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1962.1057683"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.2007.907507"},{"key":"ref22","first-page":"932","article-title":"Informed dynamic scheduling for belief-propagation decoding of LDPC codes","author":"vila casado","year":"0","journal-title":"Proc IEEE Int Conf Commun"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ICC.2008.225"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/18.910572"},{"key":"ref23","first-page":"208","article-title":"Improving LDPC decoders via informed dynamic scheduling","author":"vila casado","year":"0","journal-title":"Proc IEEE Inf Theory Workshop"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2004.826194"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2304660"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/PCSPA.2010.167"},{"key":"ref51","first-page":"113","article-title":"A FPGA and ASIC implementation of rate 1\/2, 8088-b irregular low density parity check decoder","author":"chen","year":"0","journal-title":"Proc IEEE Global Telecommun Conf"},{"key":"ref90","author":"hanzo","year":"2004","journal-title":"Quadrature Amplitude Modulation"},{"key":"ref59","first-page":"1050","article-title":"An FPGA implementation of a structured irregular LDPC decoder","author":"cao","year":"0","journal-title":"Proc IEEE Int Symp Microw Antenna Propag EMC Technol Wireless Commun"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS.2006.342088"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2008.13"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/ICME.2011.6011832"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.378836"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2006.311328"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.4304\/jnw.7.3.441-449"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090854"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2011.2163630"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCOMM.2014.2356458"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/VETECF.2011.6092873"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCOMM.2013.012913.110340"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2008.929337"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TBC.2007.913400"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCOMM.2009.11.080105"},{"key":"ref82","year":"2011","journal-title":"CCSDS C2 LDPC Encoder\/Decoder IP Cores"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/GLOCOM.2001.965981"},{"key":"ref81","year":"0","journal-title":"LDPC Decoder for DVB-S2"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-008-0221-7"},{"key":"ref84","year":"2013","journal-title":"802 11n\/802 11ac LDPC Decoder"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1981.1056404"},{"key":"ref83","year":"2009","journal-title":"IEEE 802 16e (WiMAX) LDPC Decoder IP Core"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICoSP.2012.6491835"},{"key":"ref80","doi-asserted-by":"publisher","DOI":"10.1109\/ICOSP.2006.345764"},{"key":"ref89","year":"2010","journal-title":"LDPC Decoder IP Specification"},{"key":"ref4","year":"2004","journal-title":"Standard for Local and Metropolitan Area Networks—Part 16 Air Interface for Fixed Broadband Wireless Access Systems"},{"key":"ref3","year":"2009","journal-title":"Standard for Information Technology—Local and Metropolitan Area Networks—Specific Requirements—Part 11 Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY)"},{"key":"ref6","article-title":"CCSDS 131.0-B-2 recommendation for space data system standards; TM synchronization and channel coding","year":"2011"},{"key":"ref5","year":"0","journal-title":"ETSI EN 302 307 v1 3 1 Digital Video Broadcasting (DVB) Second Generation"},{"key":"ref85","year":"0","journal-title":"ITU G hn LDPC Decoder"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"58","DOI":"10.1109\/4234.905935","article-title":"On the design of low-density parity-check codes within 0.0045\ufffddB of the Shannon limit","volume":"5","author":"forney","year":"2001","journal-title":"IEEE Commun Lett"},{"key":"ref86","year":"2014","journal-title":"IEEE 802 11ad WiGig LDPC Decoder Product Brief"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MCOM.2009.5273821"},{"key":"ref49","first-page":"127","article-title":"A 54\ufffdMbps (3,6)-regular FPGA LDPC decoder","author":"zhang","year":"0","journal-title":"Proc IEEE Workshop Signal Process Syst"},{"key":"ref87","year":"2013","journal-title":"I 6 LDPC Encoder\/Decoder IP Core Short Description"},{"key":"ref88","year":"2014","journal-title":"Flexible Low-Density Parity-Check (F-LDPC)"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"3761","DOI":"10.1109\/TMAG.2009.2022318","article-title":"Highly parallel FPGA emulation for LDPC error floor characterization in perpendicular magnetic recording channel","volume":"45","author":"cai","year":"0","journal-title":"IEEE Trans Magn"},{"key":"ref46","author":"hailes","year":"2015","journal-title":"Survey Results for ‘A Survey of FPGA-Based LDPC Decoders"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/SIPS.2007.4387554"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2005.83"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2005.1416232"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2006.1692544"},{"key":"ref41","first-page":"5095","article-title":"A 170\ufffdMbps (8176, 7156) quasi-cyclic LDPC decoder implementation with FPGA","author":"cui","year":"0","journal-title":"Proc IEEE Int Symp Circuits Syst"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1561\/1000000005"},{"key":"ref43","first-page":"1061","article-title":"FPGA implementation of nonbinary quasi-cyclic LDPC decoder based on EMS algorithm","author":"sun","year":"0","journal-title":"Proc Int Conf Commun Circuits Syst"}],"container-title":["IEEE Communications Surveys & Tutorials"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9739\/7475979\/07360870.pdf?arnumber=7360870","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:45:22Z","timestamp":1641987922000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7360870\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016]]},"references-count":90,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/comst.2015.2510381","relation":{},"ISSN":["1553-877X","2373-745X"],"issn-type":[{"value":"1553-877X","type":"electronic"},{"value":"2373-745X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016]]}}}