{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,24]],"date-time":"2026-01-24T19:02:57Z","timestamp":1769281377109,"version":"3.49.0"},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,2]]},"DOI":"10.1109\/conielecomp.2010.5440798","type":"proceedings-article","created":{"date-parts":[[2010,4,7]],"date-time":"2010-04-07T05:11:43Z","timestamp":1270617103000},"page":"37-42","source":"Crossref","is-referenced-by-count":3,"title":["Multicast using distributed shared memory with commoditized transmission"],"prefix":"10.1109","author":[{"given":"Akira","family":"Tanaka","sequence":"first","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1002\/1520-684X(200103)32:3<1::AID-SCJ1>3.0.CO;2-K"},{"key":"ref3","first-page":"418","article-title":"Implementation and performance evaluation of memory-coupled scalable node architecture MESCAR for parallel and distributed processing","volume":"j83 d 1","author":"yamada","year":"2000","journal-title":"IEICE Trans Inf & Syst (Japanese Edition) IEICE"},{"key":"ref6","first-page":"116","article-title":"The intelligent cache controller of a massively parallel processor JUMP-I","author":"goshima","year":"1997","journal-title":"Innovative Architecture for Future Generation High-Performance Processors and Systems"},{"key":"ref5","first-page":"204","article-title":"A study of the priority control for communication in distributed systems","author":"tanaka","year":"2004","journal-title":"Proc IEICE Gen Conf '04 IEICE"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/BFb0094911"},{"key":"ref7","first-page":"37","article-title":"Performance improvement by a multicast mechanism for a massively parallel processor JUMP-1","volume":"101","author":"nukata","year":"2001","journal-title":"IEICE technical report"},{"key":"ref2","first-page":"402","article-title":"Design and evaluation of memory-coupled scalable architecture (MESCAR for parallel and distributed processing)","author":"yamada","year":"1998","journal-title":"Proc Parallel and Distributed Computing and Networks '98 IASTED"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2004.1302914"},{"key":"ref1","first-page":"148","article-title":"Design and evaluation of inter memory communication system of memory-coupled scalable architecture (MESCAR) for parallel and distributed processing","volume":"j86 b","author":"tanaka","year":"2003","journal-title":"The IEICE Trans on Communications (Japanese Edition)"}],"event":{"name":"2010 20th International Conference on Electronics Communications and Computers (CONIELECOMP)","location":"Cholula, Puebla, Mexico","start":{"date-parts":[[2010,2,22]]},"end":{"date-parts":[[2010,2,24]]}},"container-title":["2010 20th International Conference on Electronics Communications and Computers (CONIELECOMP)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5433810\/5440746\/05440798.pdf?arnumber=5440798","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,19]],"date-time":"2017-03-19T04:05:24Z","timestamp":1489896324000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5440798\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,2]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/conielecomp.2010.5440798","relation":{},"subject":[],"published":{"date-parts":[[2010,2]]}}}