{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T22:55:54Z","timestamp":1725404154075},"reference-count":4,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,4]]},"DOI":"10.1109\/coolchips.2011.5890931","type":"proceedings-article","created":{"date-parts":[[2011,6,20]],"date-time":"2011-06-20T17:08:15Z","timestamp":1308589695000},"page":"1-3","source":"Crossref","is-referenced-by-count":0,"title":["A 7uW deep-sleep, ultra low-power WLAN baseband LSI for mobile applications"],"prefix":"10.1109","author":[{"given":"Daisuke","family":"Taki","sequence":"first","affiliation":[]},{"given":"Tatsuo","family":"Shiozawa","sequence":"additional","affiliation":[]},{"given":"Kuniaki","family":"Ito","sequence":"additional","affiliation":[]},{"given":"Youichiro","family":"Shiba","sequence":"additional","affiliation":[]},{"given":"Kouji","family":"Horisaki","sequence":"additional","affiliation":[]},{"given":"Hirotsugu","family":"Kajihara","sequence":"additional","affiliation":[]},{"given":"Toshiyuki","family":"Yamagishi","sequence":"additional","affiliation":[]},{"given":"Masahiro","family":"Sekiya","sequence":"additional","affiliation":[]},{"given":"Akira","family":"Yamaga","sequence":"additional","affiliation":[]},{"given":"Tetsuya","family":"Fujita","sequence":"additional","affiliation":[]},{"given":"Hiroyuki","family":"Hara","sequence":"additional","affiliation":[]},{"given":"Masanori","family":"Kuwahara","sequence":"additional","affiliation":[]},{"given":"Toshio","family":"Fujisawa","sequence":"additional","affiliation":[]},{"given":"Yasuo","family":"Unekawa","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","article-title":"A new timing closure methodology for an SoC with multiple on-chip regulators","author":"shiozawa","year":"2010","journal-title":"Proceedings of the 47th Design Automation Conference"},{"key":"ref3","first-page":"262","article-title":"A 9.7mW AAC-decoding, 620mW H.264 720p 60fps decoding, 8-core media processor with embedded forward-body-biasing and power-gating circuit in 65nm CMOS technology","author":"nomura","year":"2008","journal-title":"ISSCC Digest of Technical Papers"},{"key":"ref2","article-title":"A wireless audio\/video network processor capable of HD-A\/V streaming transmission with contents protection","author":"shiozawa","year":"2007","journal-title":"Cool Chips XIV"},{"key":"ref1","first-page":"42","article-title":"A 160mW, 80nA standby, MPEG-4 audiovisual LSI with 16Mb embedded DRAM and a 5GOPS adaptive post filter","author":"arakida","year":"2003","journal-title":"ISSCC Digest of Technical Papers"}],"event":{"name":"2011 IEEE Cool Chips XIV","start":{"date-parts":[[2011,4,20]]},"location":"Yokohama, Japan","end":{"date-parts":[[2011,4,22]]}},"container-title":["2011 IEEE Cool Chips XIV"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5871805\/5890901\/05890931.pdf?arnumber=5890931","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T05:46:32Z","timestamp":1490075192000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5890931\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,4]]},"references-count":4,"URL":"https:\/\/doi.org\/10.1109\/coolchips.2011.5890931","relation":{},"subject":[],"published":{"date-parts":[[2011,4]]}}}