{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,20]],"date-time":"2026-02-20T19:01:07Z","timestamp":1771614067410,"version":"3.50.1"},"reference-count":4,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,4]]},"DOI":"10.1109\/coolchips.2013.6547916","type":"proceedings-article","created":{"date-parts":[[2013,7,9]],"date-time":"2013-07-09T10:58:56Z","timestamp":1373367536000},"page":"1-3","source":"Crossref","is-referenced-by-count":2,"title":["A scalable 3D heterogeneous multi-core processor with inductive-coupling thruchip interface"],"prefix":"10.1109","author":[{"given":"N.","family":"Miura","sequence":"first","affiliation":[]},{"given":"Y.","family":"Koizumi","sequence":"additional","affiliation":[]},{"given":"E.","family":"Sasaki","sequence":"additional","affiliation":[]},{"given":"Y.","family":"Take","sequence":"additional","affiliation":[]},{"given":"H.","family":"Matsutani","sequence":"additional","affiliation":[]},{"given":"T.","family":"Kuroda","sequence":"additional","affiliation":[]},{"given":"H.","family":"Amano","sequence":"additional","affiliation":[]},{"given":"R.","family":"Sakamoto","sequence":"additional","affiliation":[]},{"given":"M.","family":"Namiki","sequence":"additional","affiliation":[]},{"given":"K.","family":"Usami","sequence":"additional","affiliation":[]},{"given":"M.","family":"Kondo","sequence":"additional","affiliation":[]},{"given":"H.","family":"Nakamura","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.94"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2009.5357257"},{"key":"1","first-page":"94","article-title":"A scalable 3d processor by homogeneous chip stacking with inductive-coupling link","author":"kohama","year":"2009","journal-title":"VLSI Symp Dig Tech Papers"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2012365"}],"event":{"name":"IEEE Symposium on Low-Power and High-Speed Chips. 2013 COOL Chips XVI","location":"Yokohama","start":{"date-parts":[[2013,4,17]]},"end":{"date-parts":[[2013,4,19]]}},"container-title":["2013 IEEE COOL Chips XVI"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6533890\/6547903\/06547916.pdf?arnumber=6547916","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T20:22:44Z","timestamp":1490214164000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6547916\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,4]]},"references-count":4,"URL":"https:\/\/doi.org\/10.1109\/coolchips.2013.6547916","relation":{},"subject":[],"published":{"date-parts":[[2013,4]]}}}