{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T13:51:43Z","timestamp":1730209903757,"version":"3.28.0"},"reference-count":3,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,4]]},"DOI":"10.1109\/coolchips.2013.6547923","type":"proceedings-article","created":{"date-parts":[[2013,7,9]],"date-time":"2013-07-09T14:58:56Z","timestamp":1373381936000},"page":"1-3","source":"Crossref","is-referenced-by-count":3,"title":["A flexible insertion policy for dynamic cache resizing mechanisms"],"prefix":"10.1109","author":[{"given":"M.","family":"Sato","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Y.","family":"Tobo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Egawa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"H.","family":"Takizawa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"H.","family":"Kobayashi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250709"},{"key":"2","first-page":"149","article-title":"Power-aware dynamic cache partitioning for cmps","volume":"3","author":"kotera","year":"2008","journal-title":"Transactions on High-Performance Embedded Architectures and Compilers I"},{"key":"1","first-page":"1","article-title":"Power management of the third generation intel core micro architecture formerly codenamed ivy bridge","author":"jahagirdar","year":"2012","journal-title":"Proceedings of Hot Chips 16 A Symposium on High Performance Chips"}],"event":{"name":"IEEE Symposium on Low-Power and High-Speed Chips. 2013 COOL Chips XVI","start":{"date-parts":[[2013,4,17]]},"location":"Yokohama","end":{"date-parts":[[2013,4,19]]}},"container-title":["2013 IEEE COOL Chips XVI"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6533890\/6547903\/06547923.pdf?arnumber=6547923","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T00:22:49Z","timestamp":1490228569000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6547923\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,4]]},"references-count":3,"URL":"https:\/\/doi.org\/10.1109\/coolchips.2013.6547923","relation":{},"subject":[],"published":{"date-parts":[[2013,4]]}}}