{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,3]],"date-time":"2025-10-03T12:51:55Z","timestamp":1759495915587,"version":"3.28.0"},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,4]]},"DOI":"10.1109\/coolchips.2014.6842955","type":"proceedings-article","created":{"date-parts":[[2014,7,28]],"date-time":"2014-07-28T17:04:42Z","timestamp":1406567082000},"page":"1-3","source":"Crossref","is-referenced-by-count":6,"title":["Embedded SRAM and Cortex-M0 core with backup circuits using a 60-nm crystalline oxide semiconductor for power gating"],"prefix":"10.1109","author":[{"given":"Hikaru","family":"Tamura","sequence":"first","affiliation":[]},{"given":"Kiyoshi","family":"Kato","sequence":"additional","affiliation":[]},{"given":"Takahiko","family":"Ishizu","sequence":"additional","affiliation":[]},{"given":"Tatsuya","family":"Onuki","sequence":"additional","affiliation":[]},{"given":"Wataru","family":"Uesugi","sequence":"additional","affiliation":[]},{"given":"Takuro","family":"Ohmaru","sequence":"additional","affiliation":[]},{"given":"Kazuaki","family":"Ohshima","sequence":"additional","affiliation":[]},{"given":"Hidetomo","family":"Kobayashi","sequence":"additional","affiliation":[]},{"given":"Seiichi","family":"Yoneda","sequence":"additional","affiliation":[]},{"given":"Atsuo","family":"Isobe","sequence":"additional","affiliation":[]},{"given":"Naoaki","family":"Tsutsui","sequence":"additional","affiliation":[]},{"given":"Suguru","family":"Hondo","sequence":"additional","affiliation":[]},{"given":"Yasutaka","family":"Suzuki","sequence":"additional","affiliation":[]},{"given":"Yutaka","family":"Okazaki","sequence":"additional","affiliation":[]},{"given":"Tomoaki","family":"Atsumi","sequence":"additional","affiliation":[]},{"given":"Yutaka","family":"Shionoiri","sequence":"additional","affiliation":[]},{"given":"Yukio","family":"Maehashi","sequence":"additional","affiliation":[]},{"given":"Gensuke","family":"Goto","sequence":"additional","affiliation":[]},{"given":"Masahiro","family":"Fujita","sequence":"additional","affiliation":[]},{"given":"James","family":"Myers","sequence":"additional","affiliation":[]},{"given":"Pekka","family":"Korpinen","sequence":"additional","affiliation":[]},{"given":"Jun","family":"Koyama","sequence":"additional","affiliation":[]},{"given":"Yoshitaka","family":"Yamamoto","sequence":"additional","affiliation":[]},{"given":"Shunpei","family":"Yamazaki","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1002\/j.2168-0159.2012.tb05742.x"},{"key":"2","first-page":"432","article-title":"An 8MHz 75?A\/MHz zero-leakage non-volatile logic-based cortex-M0 MCU SoC Exhibiting 100% Digital State Retention at VDD=0V with <400ns Wakeup and Sleep Transitions","author":"bartling","year":"2013","journal-title":"Proc IEEE International Solid-State Circuits Conference"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2012.6479129"},{"key":"7","article-title":"State retention flip flop architectures with different tradeoffs using crystalline indium gallium zinc oxide transistors implemented in a 32-bit normally-off microprocessor","volume":"53","author":"niclas","year":"2014","journal-title":"Jpn J Appl Phys"},{"key":"6","article-title":"Processor with 4.9-?s break-even time in power gating using crystalline In-Ga-Zn-oxide transistor","volume":"6","author":"kobayashi","year":"2013","journal-title":"Cool Chips XVI Session"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2198969"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1143\/JJAP.51.021201"},{"journal-title":"FreePDK45","year":"0","key":"8"}],"event":{"name":"2014 IEEE COOL Chips XVII (COOL Chips)","start":{"date-parts":[[2014,4,14]]},"location":"Yokohama, Japan","end":{"date-parts":[[2014,4,16]]}},"container-title":["2014 IEEE COOL Chips XVII"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6832910\/6842936\/06842955.pdf?arnumber=6842955","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T16:40:53Z","timestamp":1490287253000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6842955\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,4]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/coolchips.2014.6842955","relation":{},"subject":[],"published":{"date-parts":[[2014,4]]}}}