{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T06:33:26Z","timestamp":1729665206103,"version":"3.28.0"},"reference-count":6,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,4]]},"DOI":"10.1109\/coolchips.2015.7158660","type":"proceedings-article","created":{"date-parts":[[2015,7,16]],"date-time":"2015-07-16T17:56:47Z","timestamp":1437069407000},"page":"1-3","source":"Crossref","is-referenced-by-count":1,"title":["An energy-efficient dynamic memory address mapping mechanism"],"prefix":"10.1109","author":[{"given":"Masayuki","family":"Sato","sequence":"first","affiliation":[]},{"given":"Chengguang","family":"Han","sequence":"additional","affiliation":[]},{"given":"Kazuhiko","family":"Komatsu","sequence":"additional","affiliation":[]},{"given":"Ryusuke","family":"Egawa","sequence":"additional","affiliation":[]},{"given":"Hiroyuki","family":"Takizawa","sequence":"additional","affiliation":[]},{"given":"Hiroaki","family":"Kobayashi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Memory Systems Cache DRAM Disk Morgan Kaufmann","year":"2008","author":"bruce","key":"ref4"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2011.4"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"552","DOI":"10.1109\/TC.2010.82","article-title":"Energy Reduction in Consolidated Servers through Memory-Aware Virtual Machine Scheduling","volume":"60","author":"jae-wan","year":"2011","journal-title":"Computers IEEE Transactions on"},{"key":"ref5","article-title":"Performance & Power Impact of Multiple DRAM Address Mapping Schemes","author":"jadaa","year":"2012","journal-title":"The Performance and Power Impact of Using Multiple DRAM Address Mapping Schemes in Multicore Processors LAP Lambert Academic Publishing"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2024716.2024718","article-title":"The gem5 simulator","volume":"39","author":"nathan","year":"2011","journal-title":"ACM SIGARCH Computer Architecture News"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.21"}],"event":{"name":"2015 IEEE Symposium in Low-Power and High-Speed Chips (COOL CHIPS XVIII)","start":{"date-parts":[[2015,4,13]]},"location":"Yokohama, Japan","end":{"date-parts":[[2015,4,15]]}},"container-title":["2015 IEEE Symposium in Low-Power and High-Speed Chips (COOL CHIPS XVIII)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7148313\/7158521\/07158660.pdf?arnumber=7158660","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T11:50:30Z","timestamp":1498218630000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7158660\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,4]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/coolchips.2015.7158660","relation":{},"subject":[],"published":{"date-parts":[[2015,4]]}}}