{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T12:01:16Z","timestamp":1725710476324},"reference-count":6,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,4]]},"DOI":"10.1109\/coolchips.2017.7946376","type":"proceedings-article","created":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T22:35:41Z","timestamp":1497566141000},"page":"1-2","source":"Crossref","is-referenced-by-count":7,"title":["An energy-efficient deep learning processor with heterogeneous multi-core architecture for convolutional neural networks and recurrent neural networks"],"prefix":"10.1109","author":[{"given":"Dongjoo","family":"Shin","sequence":"first","affiliation":[]},{"given":"Jinmook","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Jinsu","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Juhyoung","family":"Lee","sequence":"additional","affiliation":[]},{"family":"Hoi-Jun Yoo","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"264","article-title":"A 1.42TOPS\/W Deep Convolutional Neural Network Recognition Processor for Intelligent IoT Systems","author":"sim","year":"2016","journal-title":"ISSCC Dig Tech Paners"},{"key":"ref3","article-title":"A 0.3-2.6TOPS\/W Precision-Scalable Processor for Real-Time Large-Scale ConvNets","author":"moons","year":"2016","journal-title":"Symp on VLSI Circuits"},{"key":"ref6","first-page":"240","article-title":"DNPU: An 8.1TOPS\/W Reconfigurable CNN-RNN Processor for General-Purpose Deep Neural Networks","author":"shin","year":"2017","journal-title":"ISSCC Dig Tech"},{"key":"ref5","article-title":"EIE: Efficient Inference Engine on Compressed Deep Neural Network","author":"han","year":"2016","journal-title":"ISCA"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7418007"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2015.7298935"}],"event":{"name":"2017 IEEE Symposium in Low-Power and High-Speed Chips (COOL CHIPS)","start":{"date-parts":[[2017,4,19]]},"location":"Yokohama","end":{"date-parts":[[2017,4,21]]}},"container-title":["2017 IEEE Symposium in Low-Power and High-Speed Chips (COOL CHIPS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7939939\/7946365\/07946376.pdf?arnumber=7946376","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,12,13]],"date-time":"2017-12-13T20:58:33Z","timestamp":1513198713000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7946376\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,4]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/coolchips.2017.7946376","relation":{},"subject":[],"published":{"date-parts":[[2017,4]]}}}