{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T23:18:45Z","timestamp":1725405525576},"reference-count":4,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,4]]},"DOI":"10.1109\/coolchips.2017.7946380","type":"proceedings-article","created":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T22:35:41Z","timestamp":1497566141000},"page":"1-2","source":"Crossref","is-referenced-by-count":1,"title":["An Adjacent-Line-Merging Writeback Scheme for STT-RAM last-level caches"],"prefix":"10.1109","author":[{"given":"Masayuki","family":"Sato","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zentaro","family":"Sakai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ryusuke","family":"Egawa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hiroaki","family":"Kobayashi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"crossref","DOI":"10.1145\/2024716.2024718","article-title":"The gem5 simulator","author":"binkert","year":"2011","journal-title":"ACM SIGARCH Computer Architecture News"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.0733"},{"key":"ref2","first-page":"737","article-title":"Power and Performance of Read-write Aware Hybrid Caches with Non-volatile Memories","author":"wu","year":"2009","journal-title":"Proc of DATE"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835944"}],"event":{"name":"2017 IEEE Symposium in Low-Power and High-Speed Chips (COOL CHIPS)","start":{"date-parts":[[2017,4,19]]},"location":"Yokohama","end":{"date-parts":[[2017,4,21]]}},"container-title":["2017 IEEE Symposium in Low-Power and High-Speed Chips (COOL CHIPS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7939939\/7946365\/07946380.pdf?arnumber=7946380","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,2,3]],"date-time":"2020-02-03T22:38:37Z","timestamp":1580769517000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7946380\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,4]]},"references-count":4,"URL":"https:\/\/doi.org\/10.1109\/coolchips.2017.7946380","relation":{},"subject":[],"published":{"date-parts":[[2017,4]]}}}