{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T18:12:10Z","timestamp":1775067130255,"version":"3.50.1"},"reference-count":7,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,4]]},"DOI":"10.1109\/coolchips.2018.8373076","type":"proceedings-article","created":{"date-parts":[[2018,6,7]],"date-time":"2018-06-07T23:40:06Z","timestamp":1528414806000},"page":"1-3","source":"Crossref","is-referenced-by-count":33,"title":["XNORBIN: A 95 TOp\/s\/W hardware accelerator for binary convolutional neural networks"],"prefix":"10.1109","author":[{"given":"Andrawes","family":"Al Bahou","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Geethan","family":"Karunaratne","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Renzo","family":"Andri","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lukas","family":"Cavigelli","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Luca","family":"Benini","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"345","article-title":"Towards accurate binary convolutional neural network","author":"lin","year":"2017","journal-title":"Advances in Neural Information Processing Systems (NIPS)"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-46493-0_32"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2018.8297384"},{"key":"ref5","first-page":"222","article-title":"An always-on 3.8 ?j\/86% cifar-10 mixed-signal binary cnn processor with all memory on chip in 28nm cmos","author":"bankman","year":"2018","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021744"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2682138"},{"key":"ref1","article-title":"An analysis of deep neural network models for practical applications","volume":"abs 1605 7678","author":"canziani","year":"2016","journal-title":"CoRR"}],"event":{"name":"2018 IEEE Symposium in Low-Power and High-Speed Chips (COOL CHIPS)","location":"Yokohama","start":{"date-parts":[[2018,4,18]]},"end":{"date-parts":[[2018,4,20]]}},"container-title":["2018 IEEE Symposium in Low-Power and High-Speed Chips (COOL CHIPS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8369044\/8373063\/08373076.pdf?arnumber=8373076","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,2,28]],"date-time":"2020-02-28T10:24:07Z","timestamp":1582885447000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8373076\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,4]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/coolchips.2018.8373076","relation":{},"subject":[],"published":{"date-parts":[[2018,4]]}}}