{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T13:52:01Z","timestamp":1730209921737,"version":"3.28.0"},"reference-count":7,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,4]]},"DOI":"10.1109\/coolchips.2019.8721331","type":"proceedings-article","created":{"date-parts":[[2019,5,27]],"date-time":"2019-05-27T23:51:16Z","timestamp":1559001076000},"page":"1-3","source":"Crossref","is-referenced-by-count":2,"title":["Perceptron-based Cache Bypassing for Way-Adaptable Caches"],"prefix":"10.1109","author":[{"given":"Masayuki","family":"Sato","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yongcheng","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Haruya","family":"Kikuchi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kazuhiko","family":"Komatsu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hiroaki","family":"Kobayashi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815971"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1186736.1186737"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783705"},{"key":"ref5","first-page":"337","article-title":"A Bypassing Mechanism for Application-Adaptive Cache Resizing","volume":"j99 d","author":"sato","year":"2016","journal-title":"IEICE Trans Information and Systems (Japan)"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.0733"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2024716.2024718","article-title":"The gem5 simulator","volume":"39","author":"binkert","year":"2011","journal-title":"ACM SIGARCH Computer Architecture News"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1101868.1101874"}],"event":{"name":"2019 IEEE Symposium in Low-Power and High-Speed Chips (COOL CHIPS)","start":{"date-parts":[[2019,4,17]]},"location":"Yokohama, Japan","end":{"date-parts":[[2019,4,19]]}},"container-title":["2019 IEEE Symposium in Low-Power and High-Speed Chips (COOL CHIPS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8713395\/8721298\/08721331.pdf?arnumber=8721331","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,15]],"date-time":"2022-07-15T03:07:32Z","timestamp":1657854452000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8721331\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,4]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/coolchips.2019.8721331","relation":{},"subject":[],"published":{"date-parts":[[2019,4]]}}}