{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T06:45:28Z","timestamp":1725691528217},"reference-count":4,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,4]]},"DOI":"10.1109\/coolchips.2019.8721344","type":"proceedings-article","created":{"date-parts":[[2019,5,27]],"date-time":"2019-05-27T23:51:16Z","timestamp":1559001076000},"page":"1-3","source":"Crossref","is-referenced-by-count":1,"title":["Hybrid Access in Storage-class Memory-aware Low Power Virtual Memory System"],"prefix":"10.1109","author":[{"given":"Yusuke","family":"Shirota","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Satoshi","family":"Shirai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tatsunori","family":"Kanai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2814576.2814806"},{"year":"0","key":"ref3"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/CoolChips.2016.7503675"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.5573\/JSTS.2015.15.5.476"}],"event":{"name":"2019 IEEE Symposium in Low-Power and High-Speed Chips (COOL CHIPS)","start":{"date-parts":[[2019,4,17]]},"location":"Yokohama, Japan","end":{"date-parts":[[2019,4,19]]}},"container-title":["2019 IEEE Symposium in Low-Power and High-Speed Chips (COOL CHIPS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8713395\/8721298\/08721344.pdf?arnumber=8721344","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,15]],"date-time":"2022-07-15T03:07:32Z","timestamp":1657854452000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8721344\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,4]]},"references-count":4,"URL":"https:\/\/doi.org\/10.1109\/coolchips.2019.8721344","relation":{},"subject":[],"published":{"date-parts":[[2019,4]]}}}