{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T13:52:06Z","timestamp":1730209926238,"version":"3.28.0"},"reference-count":5,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,4]]},"DOI":"10.1109\/coolchips.2019.8721355","type":"proceedings-article","created":{"date-parts":[[2019,5,27]],"date-time":"2019-05-27T23:51:16Z","timestamp":1559001076000},"page":"1-3","source":"Crossref","is-referenced-by-count":3,"title":["Cache-Aware Dynamic Classification and Scheduling for Linux"],"prefix":"10.1109","author":[{"given":"Ravi Theja","family":"Gollapudi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gokturk","family":"Yuksek","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kanad","family":"Ghose","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"235","article-title":"Optimal task assignment in multithreaded processors: a statistical approach","volume":"40 1","year":"2012","journal-title":"ACM SIGARCH Computer Architecture News"},{"key":"ref3","article-title":"Thread clustering: sharing-aware scheduling on SMP-CMP-SMT multiprocessors","volume":"41","author":"david","year":"2007","journal-title":"ACM SIGOPS Operating Systems Review"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830803"},{"key":"ref2","article-title":"Improving QoS and Utilisation in modern multi-core servers with Dynamic Cache Partitioning","author":"ioannis","year":"2017","journal-title":"Proceedings of the Joined Workshops COSH 2017 and VisorHPC"},{"key":"ref1","article-title":"LCA: A memory link and cache-aware co-scheduling approach for CMPs","author":"alexandros-herodotos","year":"2014","journal-title":"IEEE 23-rd Parallel Architecture and Compilation Techniques (PACT)"}],"event":{"name":"2019 IEEE Symposium in Low-Power and High-Speed Chips (COOL CHIPS)","start":{"date-parts":[[2019,4,17]]},"location":"Yokohama, Japan","end":{"date-parts":[[2019,4,19]]}},"container-title":["2019 IEEE Symposium in Low-Power and High-Speed Chips (COOL CHIPS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8713395\/8721298\/08721355.pdf?arnumber=8721355","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,15]],"date-time":"2022-07-15T03:07:32Z","timestamp":1657854452000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8721355\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,4]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/coolchips.2019.8721355","relation":{},"subject":[],"published":{"date-parts":[[2019,4]]}}}