{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,24]],"date-time":"2026-06-24T09:37:07Z","timestamp":1782293827308,"version":"3.54.5"},"reference-count":5,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,4,1]],"date-time":"2020-04-01T00:00:00Z","timestamp":1585699200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,4,1]],"date-time":"2020-04-01T00:00:00Z","timestamp":1585699200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,4,1]],"date-time":"2020-04-01T00:00:00Z","timestamp":1585699200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,4]]},"DOI":"10.1109\/coolchips49199.2020.9097632","type":"proceedings-article","created":{"date-parts":[[2020,5,21]],"date-time":"2020-05-21T22:37:31Z","timestamp":1590100651000},"page":"1-3","source":"Crossref","is-referenced-by-count":3,"title":["Tileable Monolithic ReRAM Memory Design"],"prefix":"10.1109","author":[{"given":"Meenatchi","family":"Jagasivamani","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Candace","family":"Walden","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Devesh","family":"Singh","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Luyi","family":"Kang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mehdi","family":"Asnaashari","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sylvain","family":"Dubois","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Bruce","family":"Jacob","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Donald","family":"Yeung","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1995896.1995911"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2901318.2901344"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3357526.3357561"},{"key":"ref2","article-title":"ReRAM Memory, Crossbar","year":"2017"},{"key":"ref1","article-title":"Intel Optane Technology","year":"2017"}],"event":{"name":"2020 IEEE Symposium in Low-Power and High-Speed Chips (COOL CHIPS)","location":"Kokubunji, Japan","start":{"date-parts":[[2020,4,15]]},"end":{"date-parts":[[2020,4,17]]}},"container-title":["2020 IEEE Symposium in Low-Power and High-Speed Chips (COOL CHIPS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9095757\/9097622\/09097632.pdf?arnumber=9097632","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,27]],"date-time":"2022-06-27T15:57:33Z","timestamp":1656345453000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9097632\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,4]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/coolchips49199.2020.9097632","relation":{},"subject":[],"published":{"date-parts":[[2020,4]]}}}