{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,23]],"date-time":"2026-01-23T10:58:35Z","timestamp":1769165915655,"version":"3.49.0"},"reference-count":5,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,4,1]],"date-time":"2020-04-01T00:00:00Z","timestamp":1585699200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,4,1]],"date-time":"2020-04-01T00:00:00Z","timestamp":1585699200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,4,1]],"date-time":"2020-04-01T00:00:00Z","timestamp":1585699200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,4]]},"DOI":"10.1109\/coolchips49199.2020.9097634","type":"proceedings-article","created":{"date-parts":[[2020,5,21]],"date-time":"2020-05-21T22:37:31Z","timestamp":1590100651000},"page":"1-3","source":"Crossref","is-referenced-by-count":4,"title":["A 0.4-0.9V, 2.87pJ\/cycle Near-Threshold ARM Cortex-M3 CPU with In-Situ Monitoring and Adaptive-Logic Scan"],"prefix":"10.1109","author":[{"given":"Markus","family":"Hiienkari","sequence":"first","affiliation":[]},{"given":"Navneet","family":"Gupta","sequence":"additional","affiliation":[]},{"given":"Jukka","family":"Teittinen","sequence":"additional","affiliation":[]},{"given":"Jesse","family":"Simonsson","sequence":"additional","affiliation":[]},{"given":"Matthew","family":"Turnquist","sequence":"additional","affiliation":[]},{"given":"Jonas","family":"Eriksson","sequence":"additional","affiliation":[]},{"given":"Risto","family":"Anttila","sequence":"additional","affiliation":[]},{"given":"Ohto","family":"Myllynen","sequence":"additional","affiliation":[]},{"given":"Hannu","family":"Ramakko","sequence":"additional","affiliation":[]},{"given":"Sofia","family":"Makikyro","sequence":"additional","affiliation":[]},{"given":"Lauri","family":"Koskinen","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2016.7573485"},{"key":"ref3","article-title":"Hello edge: keyword spotting on microcontrollers","author":"zhang","year":"2018"},{"key":"ref5","first-page":"332c","article-title":"A 12.4pJ\/cycle sub-threshold, 16pJ\/cycle near-threshold ARM Cortex-M0+ MCU with autonomous SRPG\/DVFS and temperature tracking clocks","author":"myers","year":"2018","journal-title":"Symposium on VLSl Circuit"},{"key":"ref2","article-title":"Ultra Low Area Frequency Synthesizer PLL","year":"2020"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2015.7231307"}],"event":{"name":"2020 IEEE Symposium in Low-Power and High-Speed Chips (COOL CHIPS)","location":"Kokubunji, Japan","start":{"date-parts":[[2020,4,15]]},"end":{"date-parts":[[2020,4,17]]}},"container-title":["2020 IEEE Symposium in Low-Power and High-Speed Chips (COOL CHIPS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9095757\/9097622\/09097634.pdf?arnumber=9097634","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,27]],"date-time":"2022-06-27T15:57:33Z","timestamp":1656345453000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9097634\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,4]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/coolchips49199.2020.9097634","relation":{},"subject":[],"published":{"date-parts":[[2020,4]]}}}