{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,14]],"date-time":"2026-01-14T00:12:12Z","timestamp":1768349532971,"version":"3.49.0"},"reference-count":7,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,4,1]],"date-time":"2020-04-01T00:00:00Z","timestamp":1585699200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,4,1]],"date-time":"2020-04-01T00:00:00Z","timestamp":1585699200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,4,1]],"date-time":"2020-04-01T00:00:00Z","timestamp":1585699200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,4]]},"DOI":"10.1109\/coolchips49199.2020.9097637","type":"proceedings-article","created":{"date-parts":[[2020,5,21]],"date-time":"2020-05-21T22:37:31Z","timestamp":1590100651000},"page":"1-3","source":"Crossref","is-referenced-by-count":11,"title":["Space Responsive Multithreaded Processor (SRMTP) for Spacecraft Control"],"prefix":"10.1109","author":[{"given":"Shota","family":"Nakabeppu","sequence":"first","affiliation":[]},{"given":"Yosuke","family":"Ide","sequence":"additional","affiliation":[]},{"given":"Masahiko","family":"Takahashi","sequence":"additional","affiliation":[]},{"given":"Yuta","family":"Tsukahara","sequence":"additional","affiliation":[]},{"given":"Hiromi","family":"Suzuki","sequence":"additional","affiliation":[]},{"given":"Haruki","family":"Shishido","sequence":"additional","affiliation":[]},{"given":"Nobuyuki","family":"Yamasaki","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISORC.2017.21"},{"key":"ref3","first-page":"531","article-title":"A low latencyreal-time execution with interrupt wake-up mechanism on rmtprocessor","volume":"58","author":"osawa","year":"2017","journal-title":"IPSJ Journal"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/AERO.2014.6836406"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/NSREC.2017.8115445"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/WWC.2001.990739"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IWIA.2007.17"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2012.88"}],"event":{"name":"2020 IEEE Symposium in Low-Power and High-Speed Chips (COOL CHIPS)","location":"Kokubunji, Japan","start":{"date-parts":[[2020,4,15]]},"end":{"date-parts":[[2020,4,17]]}},"container-title":["2020 IEEE Symposium in Low-Power and High-Speed Chips (COOL CHIPS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9095757\/9097622\/09097637.pdf?arnumber=9097637","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,27]],"date-time":"2022-06-27T15:57:33Z","timestamp":1656345453000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9097637\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,4]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/coolchips49199.2020.9097637","relation":{},"subject":[],"published":{"date-parts":[[2020,4]]}}}