{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,29]],"date-time":"2026-07-29T14:09:14Z","timestamp":1785334154511,"version":"3.55.0"},"reference-count":8,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,4,1]],"date-time":"2020-04-01T00:00:00Z","timestamp":1585699200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,4,1]],"date-time":"2020-04-01T00:00:00Z","timestamp":1585699200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,4,1]],"date-time":"2020-04-01T00:00:00Z","timestamp":1585699200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,4]]},"DOI":"10.1109\/coolchips49199.2020.9097639","type":"proceedings-article","created":{"date-parts":[[2020,5,21]],"date-time":"2020-05-21T22:37:31Z","timestamp":1590100651000},"page":"1-3","source":"Crossref","is-referenced-by-count":11,"title":["A 0.55V 6.3uW\/MHz Arm Cortex-M4 MCU with Adaptive Reverse Body Bias and Single Rail SRAM"],"prefix":"10.1109","author":[{"given":"Dennis","family":"Walter","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Andre","family":"Scharfe","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Alexander","family":"Oefelein","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Florian","family":"Schraut","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Heiner","family":"Bauer","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Farkas","family":"Csaszar","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Robert","family":"Niebsch","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jorg","family":"Schreiter","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Holger","family":"Eisenreich","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sebastian","family":"Hoppner","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref4","author":"walter","year":"2019","journal-title":"Low-Voltage Adaptive Body Bias Aware Library Characterization using SiliconSmart"},{"key":"ref3","first-page":"66","article-title":"How to Achieve World-Leading Energy Efficiency using 22FDX with Adaptive Body Biasing on an Arm Cortex-M4 IoT SoC","author":"h\u00f6ppner","year":"0"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662293"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2019.2897016"},{"key":"ref8","year":"2019","journal-title":"Apollo3 Blue Datasheet"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2015.7313840"},{"key":"ref2","article-title":"Adaptive Body Bias Aware Implementation for Ultra-Low-Voltage Designs in 22FDX Technology","author":"h\u00f6ppner","year":"0","journal-title":"IEEE Transactions on Circuits and Systems II Express Briefs"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838029"}],"event":{"name":"2020 IEEE Symposium in Low-Power and High-Speed Chips (COOL CHIPS)","location":"Kokubunji, Japan","start":{"date-parts":[[2020,4,15]]},"end":{"date-parts":[[2020,4,17]]}},"container-title":["2020 IEEE Symposium in Low-Power and High-Speed Chips (COOL CHIPS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9095757\/9097622\/09097639.pdf?arnumber=9097639","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,27]],"date-time":"2022-06-27T15:57:33Z","timestamp":1656345453000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9097639\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,4]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/coolchips49199.2020.9097639","relation":{},"subject":[],"published":{"date-parts":[[2020,4]]}}}