{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,6]],"date-time":"2025-12-06T16:45:42Z","timestamp":1765039542112},"reference-count":4,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,4,1]],"date-time":"2020-04-01T00:00:00Z","timestamp":1585699200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,4,1]],"date-time":"2020-04-01T00:00:00Z","timestamp":1585699200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,4,1]],"date-time":"2020-04-01T00:00:00Z","timestamp":1585699200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,4]]},"DOI":"10.1109\/coolchips49199.2020.9097642","type":"proceedings-article","created":{"date-parts":[[2020,5,21]],"date-time":"2020-05-21T22:37:31Z","timestamp":1590100651000},"source":"Crossref","is-referenced-by-count":5,"title":["A Novel In-DRAM Accelerator Architecture for Binary Neural Network"],"prefix":"10.1109","author":[{"given":"Haerang","family":"Choi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yosep","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jae-Joon","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sungjoo","family":"Yoo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","article-title":"8Gb DDR4 SDRAM","year":"0"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3123977"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3124544"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757323"}],"event":{"name":"2020 IEEE Symposium in Low-Power and High-Speed Chips (COOL CHIPS)","location":"Kokubunji, Japan","start":{"date-parts":[[2020,4,15]]},"end":{"date-parts":[[2020,4,17]]}},"container-title":["2020 IEEE Symposium in Low-Power and High-Speed Chips (COOL CHIPS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9095757\/9097622\/09097642.pdf?arnumber=9097642","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,27]],"date-time":"2022-06-27T15:57:33Z","timestamp":1656345453000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9097642\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,4]]},"references-count":4,"URL":"https:\/\/doi.org\/10.1109\/coolchips49199.2020.9097642","relation":{},"subject":[],"published":{"date-parts":[[2020,4]]}}}