{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,8]],"date-time":"2026-01-08T08:09:16Z","timestamp":1767859756246,"version":"3.49.0"},"reference-count":32,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,4,14]],"date-time":"2021-04-14T00:00:00Z","timestamp":1618358400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,4,14]],"date-time":"2021-04-14T00:00:00Z","timestamp":1618358400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,4,14]],"date-time":"2021-04-14T00:00:00Z","timestamp":1618358400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001700","name":"MEXT","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001700","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,4,14]]},"DOI":"10.1109\/coolchips52128.2021.9410320","type":"proceedings-article","created":{"date-parts":[[2021,4,29]],"date-time":"2021-04-29T20:08:37Z","timestamp":1619726917000},"page":"1-6","source":"Crossref","is-referenced-by-count":13,"title":["Power\/Performance\/Area Evaluations for Next-Generation HPC Processors using the A64FX Chip"],"prefix":"10.1109","author":[{"given":"Eishi","family":"Arima","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuetsu","family":"Kodama","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tetsuya","family":"Odajima","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Miwako","family":"Tsuji","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mitsuhisa","family":"Sato","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref32","article-title":"Fujitsu high performance CPU for the Post-K Computer","volume":"30","author":"yoshida","year":"2018","journal-title":"Hot Chips"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2352354"},{"key":"ref30","first-page":"1","article-title":"Supercomputer Fugaku: Co-designed with application developers\/researchers","author":"shimizu","year":"2020","journal-title":"A-SSCC"},{"key":"ref10","first-page":"149","article-title":"Immediate Sleep: Reducing Energy Impact of Peripheral Circuits in STT-MRAM Caches","author":"arima","year":"2015","journal-title":"ICCD"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.3002723"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168882"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3243483"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/CLUSTER.2017.93"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3368474.3368483"},{"key":"ref17","first-page":"469","article-title":"McPAT: An Integrated Power, Area, and Timing Modeling Framework for Multicore and Manycore Architectures","author":"li","year":"2009","journal-title":"Micro"},{"key":"ref18","author":"matsuoka","year":"2019","journal-title":"A64fx and Fugaku - A Game Changing HPC \/ AI Optimized Arm CPU to enable Exascale Performance"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2017.7975287"},{"key":"ref28","article-title":"Co-Design for A64FX Manycore Processor and Fu- gaku","author":"sato","year":"2020","journal-title":"SC"},{"key":"ref4","year":"0","journal-title":"Riken simulator"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2009.02.009"},{"key":"ref3","year":"0","journal-title":"HPCG - November 2020"},{"key":"ref6","year":"2020","journal-title":"International Roadmap for Devices and Systems"},{"key":"ref29","first-page":"1","article-title":"Co-Designing Accelerators and SoC Interfaces using gem5-Aladdin","author":"shao","year":"2016","journal-title":"Micro"},{"key":"ref5","year":"0","journal-title":"Top 500"},{"key":"ref8","author":"allan","year":"2018","journal-title":"Choosing between DDR4 and HBM in memory-intensive applications"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310776"},{"key":"ref2","year":"0","journal-title":"Graph500"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DSD51259.2020.00027"},{"key":"ref1","year":"0","journal-title":"A64FX Microarchitecture Manual"},{"key":"ref20","article-title":"PAPI: A Portable Interface to Hardware Performance Counters","volume":"710","author":"mucci","year":"0","journal-title":"the department of defense HPCMP users group conference"},{"key":"ref22","year":"0","journal-title":"NVIDIA A100 Tensor Core GPU Architecture UNPRECE- DENTED ACCELERATION AT EVERY SCALE"},{"key":"ref21","article-title":"Chiplet Meets the Real World: Benefits and Limits of Chiplet Designs","author":"naffziger","year":"0","journal-title":"2020 Symposia on VLSI technology and Circuits"},{"key":"ref24","article-title":"Prospects for Memory","author":"pawlowski","year":"2019","journal-title":"MCHPC"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1007\/s11227-020-03495-5"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2014.2299539"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446064"}],"event":{"name":"2021 IEEE Symposium in Low-Power and High-Speed Chips (COOL CHIPS)","location":"Tokyo, Japan","start":{"date-parts":[[2021,4,14]]},"end":{"date-parts":[[2021,4,16]]}},"container-title":["2021 IEEE Symposium in Low-Power and High-Speed Chips (COOL CHIPS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9410308\/9410309\/09410320.pdf?arnumber=9410320","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T15:40:44Z","timestamp":1652197244000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9410320\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,4,14]]},"references-count":32,"URL":"https:\/\/doi.org\/10.1109\/coolchips52128.2021.9410320","relation":{},"subject":[],"published":{"date-parts":[[2021,4,14]]}}}