{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T01:07:02Z","timestamp":1740100022252,"version":"3.37.3"},"reference-count":20,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,4,14]],"date-time":"2021-04-14T00:00:00Z","timestamp":1618358400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,4,14]],"date-time":"2021-04-14T00:00:00Z","timestamp":1618358400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100003382","name":"JST CREST","doi-asserted-by":"publisher","award":["JPMJCR19K1"],"award-info":[{"award-number":["JPMJCR19K1"]}],"id":[{"id":"10.13039\/501100003382","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,4,14]]},"DOI":"10.1109\/coolchips52128.2021.9410322","type":"proceedings-article","created":{"date-parts":[[2021,4,29]],"date-time":"2021-04-29T20:08:37Z","timestamp":1619726917000},"page":"1-6","source":"Crossref","is-referenced-by-count":2,"title":["Hybrid Network of Packet Switching and STDM in a Multi-FPGA System"],"prefix":"10.1109","author":[{"given":"Tomoki","family":"Shimizu","sequence":"first","affiliation":[{"name":"Keio University,Dept. of Information and Computer Science,Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kohei","family":"Ito","sequence":"additional","affiliation":[{"name":"Keio University,Dept. of Information and Computer Science,Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kensuke","family":"Iizuka","sequence":"additional","affiliation":[{"name":"Keio University,Dept. of Information and Computer Science,Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kazuei","family":"Hironaka","sequence":"additional","affiliation":[{"name":"Keio University,Dept. of Information and Computer Science,Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hideharu","family":"Amano","sequence":"additional","affiliation":[{"name":"Keio University,Dept. of Information and Computer Science,Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Micro Flyover On-Board Optical Engine FireFly","year":"0","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2018.00053"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISOC.2009.6041339"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2012.25"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1587\/transinf.2018EDP7225"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837353"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.82"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2017.8050829"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798274"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2019.00074"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.99"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253633"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2006.55"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS.2012.6328945"},{"key":"ref8","first-page":"157","article-title":"Hybrid hard NoCs for efficient FPGA communication","author":"liu","year":"0","journal-title":"2016 International Conference on Field-Programmable Technology (FPT)"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCSNT.2011.6182327"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MCSoC.2019.00053"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/SNPD.2019.8935738"},{"journal-title":"Raspberry Pi","year":"0","author":"foundation","key":"ref9"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/PDCAT.2017.00052"}],"event":{"name":"2021 IEEE Symposium in Low-Power and High-Speed Chips (COOL CHIPS)","start":{"date-parts":[[2021,4,14]]},"location":"Tokyo, Japan","end":{"date-parts":[[2021,4,16]]}},"container-title":["2021 IEEE Symposium in Low-Power and High-Speed Chips (COOL CHIPS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9410308\/9410309\/09410322.pdf?arnumber=9410322","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,8,3]],"date-time":"2022-08-03T00:20:24Z","timestamp":1659486024000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9410322\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,4,14]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/coolchips52128.2021.9410322","relation":{},"subject":[],"published":{"date-parts":[[2021,4,14]]}}}