{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,5]],"date-time":"2025-11-05T06:43:31Z","timestamp":1762325011742},"reference-count":24,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,4,14]],"date-time":"2021-04-14T00:00:00Z","timestamp":1618358400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,4,14]],"date-time":"2021-04-14T00:00:00Z","timestamp":1618358400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,4,14]],"date-time":"2021-04-14T00:00:00Z","timestamp":1618358400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,4,14]]},"DOI":"10.1109\/coolchips52128.2021.9410327","type":"proceedings-article","created":{"date-parts":[[2021,4,29]],"date-time":"2021-04-29T20:08:37Z","timestamp":1619726917000},"source":"Crossref","is-referenced-by-count":16,"title":["LSFQ: A Low Precision Full Integer Quantization for High-Performance FPGA-Based CNN Acceleration"],"prefix":"10.1109","author":[{"given":"Zhenshan","family":"Bao","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kang","family":"Zhan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wenbo","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Junnan","family":"Guo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","article-title":"Improving the speed of neural networks on cpus","author":"vanhoucke","year":"2011","journal-title":"NIPS Workshop on Deep Learning and Unsupervised Feature Learning"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2018.00286"},{"key":"ref12","article-title":"DoReFa-Net: Training Low Bitwidth Convolutional Neural Networks with Low Bitwidth Gradients","author":"zhou","year":"2016","journal-title":"arXiv Neural and Evolutionary Computing"},{"key":"ref13","article-title":"Estimating or propagating gradients through stochastic neurons for conditional computation","author":"bengio","year":"2013","journal-title":"arXiv Learning"},{"key":"ref14","article-title":"PACT: Parameterized clipping activation for quantized neural networks","author":"choi","year":"2018","journal-title":"arXiv Computer Vision and Pattern Recognition"},{"key":"ref15","article-title":"LEARNED STEP SIZE QUANTIZATION","author":"esser","year":"0","journal-title":"International Conference on Learning Representations"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3242897"},{"key":"ref17","article-title":"Relaxed Quantization for Discretized Neural Networks","author":"louizos","year":"0","journal-title":"International Conference on Learning Representations"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.23919\/FPL.2017.8056820"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TNNLS.2018.2808319"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC47756.2020.9045739"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2847263.2847265"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/CVPRW.2018.00215"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2019.00881"},{"key":"ref8","article-title":"Deep compression: Compressing deep neural networks with pruning, trained quantization and huffman coding","author":"han","year":"2016","journal-title":"ICLRE"},{"key":"ref7","article-title":"Linear Symmetric Quantization of Neural Networks for Low-precision Integer Hardware","author":"zhao","year":"0","journal-title":"International Conference on Learning Representations"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1073\/pnas.1604850113"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080246"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2017.761"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-46493-0_32"},{"key":"ref22","article-title":"Learning Discrete Weights Using the Local Reparameterization Trick","author":"shayer","year":"0","journal-title":"International Conference on Learning Representations"},{"key":"ref21","author":"wu","year":"2018","journal-title":"Training and inference with integers in deep neural networks"},{"key":"ref24","year":"2020"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2018.00474"}],"event":{"name":"2021 IEEE Symposium in Low-Power and High-Speed Chips (COOL CHIPS)","location":"Tokyo, Japan","start":{"date-parts":[[2021,4,14]]},"end":{"date-parts":[[2021,4,16]]}},"container-title":["2021 IEEE Symposium in Low-Power and High-Speed Chips (COOL CHIPS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9410308\/9410309\/09410327.pdf?arnumber=9410327","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T15:40:44Z","timestamp":1652197244000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9410327\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,4,14]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/coolchips52128.2021.9410327","relation":{},"subject":[],"published":{"date-parts":[[2021,4,14]]}}}