{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,15]],"date-time":"2026-04-15T18:26:51Z","timestamp":1776277611793,"version":"3.50.1"},"reference-count":4,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,4,14]],"date-time":"2021-04-14T00:00:00Z","timestamp":1618358400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,4,14]],"date-time":"2021-04-14T00:00:00Z","timestamp":1618358400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,4,14]],"date-time":"2021-04-14T00:00:00Z","timestamp":1618358400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100002241","name":"Japan Science and Technology Agency (JST)","doi-asserted-by":"publisher","award":["2020A031"],"award-info":[{"award-number":["2020A031"]}],"id":[{"id":"10.13039\/501100002241","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,4,14]]},"DOI":"10.1109\/coolchips52128.2021.9410349","type":"proceedings-article","created":{"date-parts":[[2021,4,29]],"date-time":"2021-04-29T20:08:37Z","timestamp":1619726917000},"page":"1-3","source":"Crossref","is-referenced-by-count":7,"title":["High Performance Multicore SHA-256 Accelerator using Fully Parallel Computation and Local Memory"],"prefix":"10.1109","author":[{"given":"Van Dai","family":"Phan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hoai Luan","family":"Pham","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Thi Hong","family":"Tran","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yasuhiko","family":"Nakashima","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DTS48731.2020.9196134"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2920089"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS45731.2020.9181065"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/j.compeleceng.2013.11.014"}],"event":{"name":"2021 IEEE Symposium in Low-Power and High-Speed Chips (COOL CHIPS)","location":"Tokyo, Japan","start":{"date-parts":[[2021,4,14]]},"end":{"date-parts":[[2021,4,16]]}},"container-title":["2021 IEEE Symposium in Low-Power and High-Speed Chips (COOL CHIPS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9410308\/9410309\/09410349.pdf?arnumber=9410349","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T15:40:44Z","timestamp":1652197244000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9410349\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,4,14]]},"references-count":4,"URL":"https:\/\/doi.org\/10.1109\/coolchips52128.2021.9410349","relation":{},"subject":[],"published":{"date-parts":[[2021,4,14]]}}}