{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T09:41:17Z","timestamp":1771666877606,"version":"3.50.1"},"reference-count":20,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,4,19]],"date-time":"2023-04-19T00:00:00Z","timestamp":1681862400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,4,19]],"date-time":"2023-04-19T00:00:00Z","timestamp":1681862400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,4,19]]},"DOI":"10.1109\/coolchips57690.2023.10121996","type":"proceedings-article","created":{"date-parts":[[2023,5,15]],"date-time":"2023-05-15T13:53:16Z","timestamp":1684158796000},"page":"1-6","source":"Crossref","is-referenced-by-count":2,"title":["Dual Vector Load for Improved Pipelining in Vector Processors"],"prefix":"10.1109","author":[{"given":"Viktor","family":"Razilov","sequence":"first","affiliation":[{"name":"Technische Universität,Vodafone Chair Mobile Communications Systems,Dresden,Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Juncen","family":"Zhong","sequence":"additional","affiliation":[{"name":"Technische Universität,Vodafone Chair Mobile Communications Systems,Dresden,Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Emil","family":"Mat\u00fa\u0161","sequence":"additional","affiliation":[{"name":"Technische Universität,Vodafone Chair Mobile Communications Systems,Dresden,Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gerhard","family":"Fettweis","sequence":"additional","affiliation":[{"name":"Technische Universität,Vodafone Chair Mobile Communications Systems,Dresden,Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP54787.2022.00017"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2950087"},{"key":"ref15","first-page":"1:1","article-title":"Vicuna: a timing-predictable RISC-V vector coprocessor for scalable parallel computation","author":"platzer","year":"2021","journal-title":"Euromicro Conference on Real-Time Systems (ECRTS)"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS45731.2020.9181071"},{"key":"ref20","article-title":"High-Performance DSP and Control Processing for Complex 5G Requirements","author":"wilson","year":"0","journal-title":"Synopsys"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2014.6844463"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1498765.1498785"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.2295820"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1972.5009071"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/FDL50818.2020.9232940"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3575861"},{"key":"ref19","article-title":"Hexagon SDK - DSP Processor","year":"0","journal-title":"Qualcomm Developer Network"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3118046"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IWCMC55113.2022.9824961"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DSD57027.2022.00042"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2000.860083"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2017.35"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2934495.2934497"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.2514\/1.I010916"},{"key":"ref5","year":"2021","journal-title":"RISC-V “V” Vector Extension Version 1 0"}],"event":{"name":"2023 IEEE Symposium in Low-Power and High-Speed Chips (COOL CHIPS)","location":"Tokyo, Japan","start":{"date-parts":[[2023,4,19]]},"end":{"date-parts":[[2023,4,21]]}},"container-title":["2023 IEEE Symposium in Low-Power and High-Speed Chips (COOL CHIPS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10121902\/10121921\/10121996.pdf?arnumber=10121996","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,6,12]],"date-time":"2023-06-12T13:51:39Z","timestamp":1686577899000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10121996\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,4,19]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/coolchips57690.2023.10121996","relation":{},"subject":[],"published":{"date-parts":[[2023,4,19]]}}}