{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T21:21:39Z","timestamp":1725657699408},"reference-count":7,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,4,19]],"date-time":"2023-04-19T00:00:00Z","timestamp":1681862400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,4,19]],"date-time":"2023-04-19T00:00:00Z","timestamp":1681862400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,4,19]]},"DOI":"10.1109\/coolchips57690.2023.10122025","type":"proceedings-article","created":{"date-parts":[[2023,5,15]],"date-time":"2023-05-15T17:53:16Z","timestamp":1684173196000},"page":"1-3","source":"Crossref","is-referenced-by-count":0,"title":["FPGA Emulation of Through-Silicon-Via (TSV) Dataflow Network for 3D Standard Chip Stacking System"],"prefix":"10.1109","author":[{"given":"Takeshi","family":"Ohkawa","sequence":"first","affiliation":[{"name":"Kumamoto University,Kumamoto,Japan,860-8555"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masahiro","family":"Aoyagi","sequence":"additional","affiliation":[{"name":"Kumamoto University,Kumamoto,Japan,860-8555"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4614-1791-0_25"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2011.5898792"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2226762"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.2197\/ipsjtsldm.10.45"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2012.6164971"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.5571\/synth.9.1_1"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MCSoC.2017.27"}],"event":{"name":"2023 IEEE Symposium in Low-Power and High-Speed Chips (COOL CHIPS)","start":{"date-parts":[[2023,4,19]]},"location":"Tokyo, Japan","end":{"date-parts":[[2023,4,21]]}},"container-title":["2023 IEEE Symposium in Low-Power and High-Speed Chips (COOL CHIPS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10121902\/10121921\/10122025.pdf?arnumber=10122025","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,6,12]],"date-time":"2023-06-12T17:51:36Z","timestamp":1686592296000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10122025\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,4,19]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/coolchips57690.2023.10122025","relation":{},"subject":[],"published":{"date-parts":[[2023,4,19]]}}}