{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,6]],"date-time":"2026-04-06T09:24:51Z","timestamp":1775467491742,"version":"3.50.1"},"reference-count":13,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,4,17]],"date-time":"2024-04-17T00:00:00Z","timestamp":1713312000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,4,17]],"date-time":"2024-04-17T00:00:00Z","timestamp":1713312000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100006422","name":"Cadence Design Systems","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100006422","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100007140","name":"Synopsys","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100007140","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100007053","name":"Mentor Graphics","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100007053","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,4,17]]},"DOI":"10.1109\/coolchips61292.2024.10531161","type":"proceedings-article","created":{"date-parts":[[2024,5,17]],"date-time":"2024-05-17T17:24:11Z","timestamp":1715966651000},"page":"1-6","source":"Crossref","is-referenced-by-count":1,"title":["SLMLET: A RISC-V Processor SoC with Tightly-Coupled Area-Efficient eFPGA Blocks"],"prefix":"10.1109","author":[{"given":"Takuya","family":"Kojima","sequence":"first","affiliation":[{"name":"The University of Tokyo,Graduate School of Information Science and Technology,Tokyo,Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yosuke","family":"Yanai","sequence":"additional","affiliation":[{"name":"Keio University,Department of Information and Computer Science,Yokohama,Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hayate","family":"Okuhara","sequence":"additional","affiliation":[{"name":"National University of Singapore,Department of Electrical and Computer Engineering,Singapore"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hideharu","family":"Amano","sequence":"additional","affiliation":[{"name":"Keio University,Department of Information and Computer Science,Yokohama,Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Morihiro","family":"Kuga","sequence":"additional","affiliation":[{"name":"Kumamoto University,Department of Computer Science and Electrical Engineering,Kumamoto,Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masahiro","family":"Iida","sequence":"additional","affiliation":[{"name":"Kumamoto University,Department of Computer Science and Electrical Engineering,Kumamoto,Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","article-title":"Are FPGAs Suitable for Edge Computing?","volume-title":"USENIX Workshop on Hot Topics in Edge Computing (HotEdge 18)","author":"Biookaghazadeh"},{"key":"ref2","article-title":"Zynq 7000 data sheet:overview"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1587\/transfun.2022VLP0008"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/CICC57935.2023.10121294"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2021.3058162"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2930412"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-981-13-0824-6"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.2995854"},{"key":"ref9","first-page":"81","article-title":"Tag-less compression for FPGA configuration data","volume-title":"Proc. of SASIMI 2022","author":"Takagi"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1587\/transfun.E99.A.2500"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2011.6131657"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2013.6645593"},{"key":"ref13","article-title":"riscv-mini","author":"Software"}],"event":{"name":"2024 IEEE Symposium in Low-Power and High-Speed Chips (COOL CHIPS)","location":"Tokyo, Japan","start":{"date-parts":[[2024,4,17]]},"end":{"date-parts":[[2024,4,19]]}},"container-title":["2024 IEEE Symposium in Low-Power and High-Speed Chips (COOL CHIPS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10531139\/10531159\/10531161.pdf?arnumber=10531161","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,5,18]],"date-time":"2024-05-18T05:15:36Z","timestamp":1716009336000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10531161\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,4,17]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/coolchips61292.2024.10531161","relation":{},"subject":[],"published":{"date-parts":[[2024,4,17]]}}}