{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,12]],"date-time":"2025-06-12T04:12:53Z","timestamp":1749701573822,"version":"3.41.0"},"reference-count":0,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,4,16]],"date-time":"2025-04-16T00:00:00Z","timestamp":1744761600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,4,16]],"date-time":"2025-04-16T00:00:00Z","timestamp":1744761600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,4,16]]},"DOI":"10.1109\/coolchips65488.2025.11018602","type":"proceedings-article","created":{"date-parts":[[2025,6,11]],"date-time":"2025-06-11T15:41:35Z","timestamp":1749656495000},"page":"1-3","source":"Crossref","is-referenced-by-count":0,"title":["Can the Agile-Chip Platform Carve Out a Niche Between ASICs and FPGAs?"],"prefix":"10.1109","author":[{"given":"Hideharu","family":"Amano","sequence":"first","affiliation":[{"name":"Graduate School of Engineering, The University of Tokyo,System Design Lab,Tokyo,Japan"}]},{"given":"Atsutake","family":"Kosuge","sequence":"additional","affiliation":[{"name":"Graduate School of Engineering, The University of Tokyo,System Design Lab,Tokyo,Japan"}]},{"given":"Hirofumi","family":"Sumi","sequence":"additional","affiliation":[{"name":"Graduate School of Engineering, The University of Tokyo,System Design Lab,Tokyo,Japan"}]},{"given":"Naonobu","family":"Shimamoto","sequence":"additional","affiliation":[{"name":"Graduate School of Engineering, The University of Tokyo,System Design Lab,Tokyo,Japan"}]},{"given":"Yukinori","family":"Ochiai","sequence":"additional","affiliation":[{"name":"Graduate School of Engineering, The University of Tokyo,System Design Lab,Tokyo,Japan"}]},{"given":"Yurie","family":"Inoue","sequence":"additional","affiliation":[{"name":"Graduate School of Engineering, The University of Tokyo,System Design Lab,Tokyo,Japan"}]},{"given":"Tohru","family":"Mogami","sequence":"additional","affiliation":[{"name":"Graduate School of Engineering, The University of Tokyo,System Design Lab,Tokyo,Japan"}]},{"given":"Yoshio","family":"Mita","sequence":"additional","affiliation":[{"name":"Graduate School of Engineering, The University of Tokyo,System Design Lab,Tokyo,Japan"}]},{"given":"Makoto","family":"Ikeda","sequence":"additional","affiliation":[{"name":"Graduate School of Engineering, The University of Tokyo,System Design Lab,Tokyo,Japan"}]}],"member":"263","event":{"name":"2025 IEEE Symposium on Low-Power and High-Speed Chips and Systems (COOL CHIPS)","location":"Tokyo, Japan","start":{"date-parts":[[2025,4,16]]},"end":{"date-parts":[[2025,4,18]]}},"container-title":["2025 IEEE Symposium on Low-Power and High-Speed Chips and Systems (COOL CHIPS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11018504\/11018539\/11018602.pdf?arnumber=11018602","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,11]],"date-time":"2025-06-11T15:41:44Z","timestamp":1749656504000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11018602\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,4,16]]},"references-count":0,"URL":"https:\/\/doi.org\/10.1109\/coolchips65488.2025.11018602","relation":{},"subject":[],"published":{"date-parts":[[2025,4,16]]}}}