{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,17]],"date-time":"2026-06-17T05:54:33Z","timestamp":1781675673589,"version":"3.54.5"},"reference-count":18,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,4,15]],"date-time":"2026-04-15T00:00:00Z","timestamp":1776211200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,4,15]],"date-time":"2026-04-15T00:00:00Z","timestamp":1776211200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,4,15]]},"DOI":"10.1109\/coolchips68842.2026.11556515","type":"proceedings-article","created":{"date-parts":[[2026,6,16]],"date-time":"2026-06-16T19:41:30Z","timestamp":1781638890000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["RX VPU: A High-Efficiency Variable-Length Vector Architecture with Widening Reduction MAC for Embedded CNNs"],"prefix":"10.1109","author":[{"given":"Ryosuke","family":"Higashi","sequence":"first","affiliation":[{"name":"Renesas Electronics Corporation,Kodaira,Japan,187-8588"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Takeshi","family":"Nitta","sequence":"additional","affiliation":[{"name":"Renesas Electronics Corporation,Kodaira,Japan,187-8588"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Akaru","family":"Oishi","sequence":"additional","affiliation":[{"name":"Renesas Electronics Corporation,Kodaira,Japan,187-8588"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kiwamu","family":"Takada","sequence":"additional","affiliation":[{"name":"Renesas Electronics Corporation,Kodaira,Japan,187-8588"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yasuhiro","family":"Sugita","sequence":"additional","affiliation":[{"name":"Renesas Electronics Corporation,Kodaira,Japan,187-8588"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yoichi","family":"Yuyama","sequence":"additional","affiliation":[{"name":"Renesas Electronics Corporation,Kodaira,Japan,187-8588"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hidekazu","family":"Bingo","sequence":"additional","affiliation":[{"name":"Renesas Electronics Corporation,Kodaira,Japan,187-8588"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Boyu","family":"Tseng","sequence":"additional","affiliation":[{"name":"Renesas Electronics Corporation,Kodaira,Japan,187-8588"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sugako","family":"Otani","sequence":"additional","affiliation":[{"name":"Renesas Electronics Corporation,Kodaira,Japan,187-8588"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hiroyuki","family":"Kondo","sequence":"additional","affiliation":[{"name":"Renesas Electronics Corporation,Kodaira,Japan,187-8588"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","volume-title":"TinyML","author":"Situnayake"},{"key":"ref2","article-title":"TensorFlow Lite Micro: Embedded Machine Learning on TinyML Systems","author":"David","year":"2021"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"146 603","DOI":"10.1109\/ACCESS.2025.3600360","article-title":"P-CORE: Exploring RISC-V Packed-SIMD Extension for CNNs","volume":"13","author":"Ali","year":"2025","journal-title":"IEEE Access"},{"key":"ref4","first-page":"1099","article-title":"RedMulE: A Compact FP16 Matrix-Multiplication Accelerator for Adaptive Deep Learning on RISC-V-Based Ultra-Low-Power SoCs","author":"Tortorella","year":"2022"},{"key":"ref5","article-title":"Helium Programmer\u2019s Guide: Introduction to Helium","year":"2022"},{"key":"ref6","article-title":"CMSIS-NN: Efficient Neural Network Kernels for Arm Cortex-M CPUs","author":"Lai","year":"2018"},{"key":"ref7","article-title":"The RISC-V Instruction Set Manual: Volume I: Unprivileged Architecture","year":"2011"},{"key":"ref8","article-title":"RISC-V \u201cV\u201d Vector Extension","year":"2021"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1587\/transele.E98.C.544"},{"key":"ref10","article-title":"Ml-zoo: Pre-trained machine learning models","year":"2023"},{"key":"ref11","article-title":"MicroNets: Neural Network Architectures for Deploying TinyML Applications on Commodity Microcontrollers","author":"Banbury","year":"2021"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3624062.3624232"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/359327.359336"},{"issue":"2","key":"ref14","doi-asserted-by":"crossref","first-page":"530","DOI":"10.1109\/TVLSI.2019.2950087","article-title":"Ara: A 1-GHz+ Scalable and Energy-Efficient RISC-V Vector Processor With Multiprecision Floating-Point Support in 22-nm FDSOI","volume":"28","author":"Cavalcante","year":"2020","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"issue":"12","key":"ref15","doi-asserted-by":"crossref","first-page":"26","DOI":"10.1109\/2.809248","article-title":"Internet Streaming SIMD Extensions","volume":"32","author":"Thakkur","year":"1999","journal-title":"Computer"},{"key":"ref16","volume-title":"Computer Architecture, Sixth Edition: A Quantitative Approach","author":"Hennessy","year":"2017"},{"key":"ref17","first-page":"43","article-title":"A \u201cNew Ara\u201d for Vector Computing: An Open Source Highly Efficient RISC-V V 1.0 Vector Processor Design","volume-title":"2022 IEEE 33rd International Conference on Application-specific Systems, Architectures and Processors (ASAP)","author":"Perotti"},{"key":"ref18","first-page":"1:1","article-title":"Vicuna: A Timing-Predictable RISC-V Vector Coprocessor for Scalable Parallel Computation","volume":"196","author":"Platzer","year":"2021","journal-title":"LIPIcs, Volume 196, ECRTS 2021"}],"event":{"name":"2026 IEEE Symposium on Low-Power and High-Speed Chips and Systems (COOL CHIPS)","location":"Tokyo, Japan","start":{"date-parts":[[2026,4,15]]},"end":{"date-parts":[[2026,4,17]]}},"container-title":["2026 IEEE Symposium on Low-Power and High-Speed Chips and Systems (COOL CHIPS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11556509\/11556514\/11556515.pdf?arnumber=11556515","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,6,17]],"date-time":"2026-06-17T05:20:37Z","timestamp":1781673637000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11556515\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,4,15]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/coolchips68842.2026.11556515","relation":{},"subject":[],"published":{"date-parts":[[2026,4,15]]}}}