{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,17]],"date-time":"2026-06-17T05:59:20Z","timestamp":1781675960123,"version":"3.54.5"},"reference-count":18,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,4,15]],"date-time":"2026-04-15T00:00:00Z","timestamp":1776211200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,4,15]],"date-time":"2026-04-15T00:00:00Z","timestamp":1776211200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,4,15]]},"DOI":"10.1109\/coolchips68842.2026.11556991","type":"proceedings-article","created":{"date-parts":[[2026,6,16]],"date-time":"2026-06-16T19:41:30Z","timestamp":1781638890000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["PACOX: A FPGA-based Pauli Composer Accelerator for Pauli String Computation"],"prefix":"10.1109","author":[{"given":"Tran Xuan Hieu","family":"Le","sequence":"first","affiliation":[{"name":"Nara Institute of Science and Technology,Ikoma,Nara,Japan,630-0192"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Tuan Hai","family":"Vu","sequence":"additional","affiliation":[{"name":"University of Information Technology,Ho Chi Minh City,Vietnam,700000"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Vu Trung Duong","family":"Le","sequence":"additional","affiliation":[{"name":"Nara Institute of Science and Technology,Ikoma,Nara,Japan,630-0192"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hoai Luan","family":"Pham","sequence":"additional","affiliation":[{"name":"Nara Institute of Science and Technology,Ikoma,Nara,Japan,630-0192"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yasuhiko","family":"Nakashima","sequence":"additional","affiliation":[{"name":"Nara Institute of Science and Technology,Ikoma,Nara,Japan,630-0192"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","article-title":"Quantum computing with Qiskit","author":"Javadi-Abhari","year":"2024"},{"key":"ref2","article-title":"Pennylane: Automatic differentiation of hybrid quantum-classical computations","volume":"arXiv:1811.04968","author":"Bergholm","year":"2018"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.23919\/ISC.2024.10528938"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1088\/1402-4896\/ad6499"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1021\/acs.jpca.2c06453"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/QCE57702.2023.00119"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/QCE60285.2024.00108"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.2019.2910921"},{"key":"ref9","article-title":"An FPGA-based quantum feedback system for real-time qubit control","volume":"64","author":"Baek","year":"2019","journal-title":"Bulletin of the American Physical Society"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICDV66179.2025.11135229"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/s11128-023-04204-w"},{"key":"ref12","article-title":"Optimization of quantum computing simulation with gate fusion","volume-title":"Tech. Rep. 23","author":"Hiroshi","year":"2021"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3291041"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/78.482008"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1017\/cbo9780511976667"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1038\/ncomms5213"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511973765"},{"key":"ref18","volume-title":"Stabilizer codes and quantum error correction","author":"Gottesman","year":"1997"}],"event":{"name":"2026 IEEE Symposium on Low-Power and High-Speed Chips and Systems (COOL CHIPS)","location":"Tokyo, Japan","start":{"date-parts":[[2026,4,15]]},"end":{"date-parts":[[2026,4,17]]}},"container-title":["2026 IEEE Symposium on Low-Power and High-Speed Chips and Systems (COOL CHIPS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11556509\/11556514\/11556991.pdf?arnumber=11556991","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,6,17]],"date-time":"2026-06-17T05:50:18Z","timestamp":1781675418000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11556991\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,4,15]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/coolchips68842.2026.11556991","relation":{},"subject":[],"published":{"date-parts":[[2026,4,15]]}}}