{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,17]],"date-time":"2026-06-17T05:58:35Z","timestamp":1781675915991,"version":"3.54.5"},"reference-count":6,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,4,15]],"date-time":"2026-04-15T00:00:00Z","timestamp":1776211200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,4,15]],"date-time":"2026-04-15T00:00:00Z","timestamp":1776211200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,4,15]]},"DOI":"10.1109\/coolchips68842.2026.11557022","type":"proceedings-article","created":{"date-parts":[[2026,6,16]],"date-time":"2026-06-16T19:41:30Z","timestamp":1781638890000},"page":"1-3","source":"Crossref","is-referenced-by-count":0,"title":["Neuromorphic Hardware Acceleration of Multiplication with 16 nm FinFETs"],"prefix":"10.1109","author":[{"given":"Logan","family":"Larsh","sequence":"first","affiliation":[{"name":"University of Oklahoma,School of Electrical and Computer Engineering,Norman,OK,United States"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jonas D.","family":"Manchester","sequence":"additional","affiliation":[{"name":"University of Oklahoma,School of Electrical and Computer Engineering,Norman,OK,United States"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jonathan","family":"Jones","sequence":"additional","affiliation":[{"name":"Oklahoma State University,CEAT,Stillwater,United States of America"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sarah","family":"Sharif","sequence":"additional","affiliation":[{"name":"University of Oklahoma,School of Electrical and Computer Engineering,Norman,OK,United States"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mike","family":"Banad","sequence":"additional","affiliation":[{"name":"University of Oklahoma,School of Electrical and Computer Engineering,Norman,OK,United States"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2015.2444094"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS52662.2022.9842088"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2017.00123"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2019.01.002"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942127"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1126\/sciadv.adz0817"}],"event":{"name":"2026 IEEE Symposium on Low-Power and High-Speed Chips and Systems (COOL CHIPS)","location":"Tokyo, Japan","start":{"date-parts":[[2026,4,15]]},"end":{"date-parts":[[2026,4,17]]}},"container-title":["2026 IEEE Symposium on Low-Power and High-Speed Chips and Systems (COOL CHIPS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11556509\/11556514\/11557022.pdf?arnumber=11557022","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,6,17]],"date-time":"2026-06-17T05:46:02Z","timestamp":1781675162000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11557022\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,4,15]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/coolchips68842.2026.11557022","relation":{},"subject":[],"published":{"date-parts":[[2026,4,15]]}}}