{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,17]],"date-time":"2026-06-17T05:58:25Z","timestamp":1781675905115,"version":"3.54.5"},"reference-count":19,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,4,15]],"date-time":"2026-04-15T00:00:00Z","timestamp":1776211200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,4,15]],"date-time":"2026-04-15T00:00:00Z","timestamp":1776211200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,4,15]]},"DOI":"10.1109\/coolchips68842.2026.11557040","type":"proceedings-article","created":{"date-parts":[[2026,6,16]],"date-time":"2026-06-16T19:41:30Z","timestamp":1781638890000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["Key Profiling-Driven Heuristic Machine Learning Predictor for Mapping Strategy Selection in Heterogeneous Multi-Core NUMA Systems"],"prefix":"10.1109","author":[{"given":"Yifan","family":"Jin","sequence":"first","affiliation":[{"name":"Tohoku University,Cyberscience Center"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sichen","family":"Tao","sequence":"additional","affiliation":[{"name":"Tohoku University,Cyberscience Center"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mulya","family":"Agung","sequence":"additional","affiliation":[{"name":"Institut Teknologi Sains Bandung"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Masatoshi","family":"Kawai","sequence":"additional","affiliation":[{"name":"Tohoku University,Cyberscience Center"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hiroyuki","family":"Takizawa","sequence":"additional","affiliation":[{"name":"Tohoku University,Cyberscience Center"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","article-title":"OpenMP application program interface","volume-title":"OpenMP Architecture Review Board, version 5.2"},{"key":"ref2","article-title":"Linux kernel documentation: NUMA memory policy","journal-title":"Linux kernel source documentation"},{"key":"ref3","article-title":"Linux kernel documentation: cpuset (cgroups CPU and memory placement)","journal-title":"Linux kernel source documentation"},{"key":"ref4","article-title":"numactl(8): Control NUMA policy for processes","journal-title":"Linux man-pages"},{"key":"ref5","article-title":"hwloc: Hardware locality","journal-title":"Open MPI project documentation"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1016\/j.jpdc.2010.08.020"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2166879.2166880"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2013.6618815"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2963726"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3064176.3064177"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3447818.3460361"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1016\/j.future.2021.11.008"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/s11227-023-05164-9"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3581784.3607079"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-29927-8_1"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.29172\/7c2a6982-6d72-4cd8-bba6-2fccb06a7011"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1016\/S0065-2458(08)60520-3"},{"key":"ref18","first-page":"72","article-title":"The PARSEC benchmark suite: Characterization and architectural implications","volume-title":"Proceedings of the 17th International Conference on Parallel Architectures and Compilation Techniques (PACT)","author":"Bienia"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2063384.2063454"}],"event":{"name":"2026 IEEE Symposium on Low-Power and High-Speed Chips and Systems (COOL CHIPS)","location":"Tokyo, Japan","start":{"date-parts":[[2026,4,15]]},"end":{"date-parts":[[2026,4,17]]}},"container-title":["2026 IEEE Symposium on Low-Power and High-Speed Chips and Systems (COOL CHIPS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11556509\/11556514\/11557040.pdf?arnumber=11557040","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,6,17]],"date-time":"2026-06-17T05:46:03Z","timestamp":1781675163000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11557040\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,4,15]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/coolchips68842.2026.11557040","relation":{},"subject":[],"published":{"date-parts":[[2026,4,15]]}}}