{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,23]],"date-time":"2026-08-23T14:42:08Z","timestamp":1787496128906,"version":"build-2736575974"},"reference-count":18,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,4,15]],"date-time":"2026-04-15T00:00:00Z","timestamp":1776211200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,4,15]],"date-time":"2026-04-15T00:00:00Z","timestamp":1776211200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100006180","name":"Technology Development","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100006180","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,4,15]]},"DOI":"10.1109\/coolchips68842.2026.11557064","type":"proceedings-article","created":{"date-parts":[[2026,6,16]],"date-time":"2026-06-16T19:41:30Z","timestamp":1781638890000},"page":"1-6","source":"Crossref","is-referenced-by-count":1,"title":["Crypto-RV: High-Efficiency FPGA-Based RISC-V Cryptographic Co-Processor for IoT Security"],"prefix":"10.1109","author":[{"given":"Anh Kiet","family":"Pham","sequence":"first","affiliation":[{"name":"Nara Institute of Science and Technology,Ikoma,Nara,Japan,630-0192"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Van Truong","family":"Vo","sequence":"additional","affiliation":[{"name":"University of Information Technology,Ho Chi Minh City,Vietnam,700000"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Vu Trung Duong","family":"Le","sequence":"additional","affiliation":[{"name":"Nara Institute of Science and Technology,Ikoma,Nara,Japan,630-0192"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Tuan Hai","family":"Vu","sequence":"additional","affiliation":[{"name":"University of Information Technology,Ho Chi Minh City,Vietnam,700000"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hoai Luan","family":"Pham","sequence":"additional","affiliation":[{"name":"Nara Institute of Science and Technology,Ikoma,Nara,Japan,630-0192"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Van Tinh","family":"Nguyen","sequence":"additional","affiliation":[{"name":"Le Quy Don Technical University,Ha Noi,Viet Nam"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yasuhiko","family":"Nakashima","sequence":"additional","affiliation":[{"name":"Nara Institute of Science and Technology,Ikoma,Nara,Japan,630-0192"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","volume-title":"FIPS 180-4: Secure hash standard (shs)","year":"2015"},{"key":"ref2","volume-title":"FIPS 197: Advanced encryption standard (aes)","year":"2001"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.46586\/tosc.v2016.i2.1-29"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.3390\/cryptography6030041"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-30530-7_16"},{"key":"ref6","article-title":"Cryptography acceleration in a RISC-V GPGPU","volume-title":"CARRV 2021: 5th Workshop on Computer Architecture Research with RISC-V","author":"Adams"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS57524.2023.10405932"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT59917.2023.10332303"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MCSoC60832.2023.00090"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ATC63255.2024.10908294"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3546000.3546013"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.3390\/cryptography6030041"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-12942-2_21"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2023.3267186"},{"key":"ref15","doi-asserted-by":"crossref","DOI":"10.46586\/tches.v2021.i1.402-425","article-title":"Fixslicing AES-like ciphers: New bitsliced AES speed records on ARM-cortex m and RISC-v","volume-title":"Cryptology ePrint Archive, Paper 2020\/1123","author":"Adomnicai","year":"2020"},{"key":"ref16","article-title":"Versatile risc-v isa galois field arithmetic extension for cryptography and error-correction codes","author":"Kuo","year":"2021"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ATC63255.2024.10908294"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1587\/elex.22.20250329"}],"event":{"name":"2026 IEEE Symposium on Low-Power and High-Speed Chips and Systems (COOL CHIPS)","location":"Tokyo, Japan","start":{"date-parts":[[2026,4,15]]},"end":{"date-parts":[[2026,4,17]]}},"container-title":["2026 IEEE Symposium on Low-Power and High-Speed Chips and Systems (COOL CHIPS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11556509\/11556514\/11557064.pdf?arnumber=11557064","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,6,17]],"date-time":"2026-06-17T05:49:54Z","timestamp":1781675394000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11557064\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,4,15]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/coolchips68842.2026.11557064","relation":{},"subject":[],"published":{"date-parts":[[2026,4,15]]}}}