{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T14:06:31Z","timestamp":1730210791120,"version":"3.28.0"},"reference-count":23,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,12,15]],"date-time":"2022-12-15T00:00:00Z","timestamp":1671062400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,12,15]],"date-time":"2022-12-15T00:00:00Z","timestamp":1671062400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,12,15]]},"DOI":"10.1109\/crc55853.2022.10041236","type":"proceedings-article","created":{"date-parts":[[2023,2,16]],"date-time":"2023-02-16T18:01:56Z","timestamp":1676570516000},"page":"48-52","source":"Crossref","is-referenced-by-count":0,"title":["Realization of High-speed Serial Data to Parallel Data in Digital Camera"],"prefix":"10.1109","author":[{"given":"Guangkuo","family":"Zhang","sequence":"first","affiliation":[{"name":"School of electronic engineering, Xi'an University of Posts & Telecommunications,Xi'an,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hailong","family":"Huo","sequence":"additional","affiliation":[{"name":"School of electronic engineering, Xi'an University of Posts & Telecommunications,Xi'an,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiangzhong","family":"Zeng","sequence":"additional","affiliation":[{"name":"Xi'an Zhongchuan Photoelectricity Technology Co., Ltd.,Xi'an,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fengyuan","family":"Zhao","sequence":"additional","affiliation":[{"name":"Xi'an North Electro-optic Science&Technology Defense Co., Ltd.,Xi'an,China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1049\/ell2.12236"},{"key":"ref12","first-page":"62","article-title":"Design and implementation of LVDS clockless data transmission scheme based on FPGA[J]","volume":"47","author":"bi","year":"2021","journal-title":"Application of Electronic Technique"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1016\/j.apradiso.2021.109900"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1016\/j.knosys.2022.108332"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.5515\/KJKIEES.2018.29.3.171"},{"key":"ref20","article-title":"An Efficient FIFO Based Accelerator for Convolutional Neural Networks[J]","volume":"93","author":"vineet","year":"2021","journal-title":"Journal of Signal Processing Systems"},{"journal-title":"Defense & Aerospace Week","article-title":"Engineering - Aerospace Engineering; Reports Outline Aerospace Engineering Study Findings from National Technical University of Athens (Verification of Radiated Emissions Modeling for Spacewire\/lvds Links Routed On Cfrp Ground)[J]","year":"2020","key":"ref11"},{"key":"ref22","article-title":"Patent Issued for Serial-To-Parallel Converter, and Display Device Incorporating the Same[J]","author":"sharp","year":"2013","journal-title":"Journal of Engineering"},{"key":"ref10","first-page":"78","article-title":"High reliability transmission optimization design of LVDS based on FPGA[J]","volume":"44","author":"li","year":"2018","journal-title":"Application of Electronic Technique"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1080\/10301763.2020.1865087"},{"key":"ref2","article-title":"Integrated 64 pixel UV image sensor and readout in a silicon carbide CMOS technology[J]","volume":"8","author":"joost","year":"2022","journal-title":"Microsyst Nanoeng"},{"journal-title":"28 Nm Cmos Technology)[J] Journal of Engineering","article-title":"Technology - CMOS Technology; Reports from Institute of Microelectronics Highlight Recent Findings in CMOS Technology (A 2.5 Gbps, 10-lane, Low-power, Lvds Transceiver","year":"2019","key":"ref1"},{"key":"ref17","article-title":"Power efficient optical serial-to-parallel conversion using fractional OFDM-based linear technique[J]","volume":"14","author":"motoki","year":"2017","journal-title":"IEICE Electronics Express"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.17485\/ijst\/2018\/v11i23\/125648"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1016\/j.nanoen.2022.107886"},{"journal-title":"Journal of Engineering","article-title":"Patent Issued for Variable Rate Serial to Parallel Shift Register[J]","year":"2014","key":"ref18"},{"key":"ref8","first-page":"79","article-title":"The Design and Implementation of Highspeed Data Transmission Interface between Boards[J]","volume":"47","author":"hua","year":"2017","journal-title":"Radio Engineering"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2021.3096193"},{"journal-title":"Journal of Engineering","article-title":"Patent Issued for LVDS Data Recovery Method and Circuit (USPTO 9787468)[J]","year":"2017","key":"ref9"},{"key":"ref4","article-title":"Multiplexed Chemical Sensing CMOS Imager.[J]","author":"di","year":"2022","journal-title":"ACS Sensors"},{"key":"ref3","article-title":"A 2.5 Gbps, 10-Lane, Low-Power, LVDS Transceiver in 28 nm CMOS Technology[J]","volume":"8","author":"xu","year":"2019","journal-title":"Electronics"},{"key":"ref6","article-title":"A 48 GHz Fundamental Frequency PLL with Quadrature Clock Generation for 60 GHz Transceiver[J]","volume":"11","author":"xiaokang","year":"2022","journal-title":"Electronics"},{"journal-title":"Automotive Industries","article-title":"Richard Warrilow. Logic-X launches industry's first 4-in-4-out, 16-bit high-speed ADC\/DAC FMC with LVDS digital interfaces[J]","year":"2021","key":"ref5"}],"event":{"name":"2022 7th International Conference on Control, Robotics and Cybernetics (CRC)","start":{"date-parts":[[2022,12,15]]},"location":"Zhanjiang, China","end":{"date-parts":[[2022,12,17]]}},"container-title":["2022 7th International Conference on Control, Robotics and Cybernetics (CRC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10041190\/10041196\/10041236.pdf?arnumber=10041236","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,3,7]],"date-time":"2023-03-07T13:39:48Z","timestamp":1678196388000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10041236\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,12,15]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/crc55853.2022.10041236","relation":{},"subject":[],"published":{"date-parts":[[2022,12,15]]}}}