{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T10:14:47Z","timestamp":1729678487673,"version":"3.28.0"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,4]]},"DOI":"10.1109\/cscwd.2010.5471886","type":"proceedings-article","created":{"date-parts":[[2010,6,4]],"date-time":"2010-06-04T18:12:22Z","timestamp":1275675142000},"page":"701-706","source":"Crossref","is-referenced-by-count":0,"title":["An architecture-aware routing optimization via satisfiabilty for hierarchical FPGA"],"prefix":"10.1109","author":[{"given":"Limin","family":"Zhu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Qiang","family":"Zhou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yici","family":"Cai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jinian","family":"Bian","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1561\/1000000003"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/201310.201328"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2001.156196"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/505388.505431"},{"article-title":"Multilevel Optimization in VLSI CAD","year":"2003","author":"cong","key":"ref14"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/92.678873"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.1"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"1268","DOI":"10.1145\/1403375.1403682","article-title":"Comparison of Boolean Satisfiability Encoding On FPGA Detailed Routing Problems","author":"velev","year":"2008","journal-title":"Design Automation and Test in Europe DATE"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1344671.1344693"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"506","DOI":"10.1109\/12.769433","article-title":"GRASP: A Search Algorithm for Propositional Satisfiability","volume":"48","author":"marques-silva","year":"1999","journal-title":"IEEE Transactions on Computers"},{"key":"ref6","doi-asserted-by":"crossref","DOI":"10.1007\/3-540-63465-7_226","article-title":"VPR: A New Packing, Placement and Routing Tool for FPGA Research","author":"betz","year":"1997","journal-title":"Proc Int'l Workshop on Field-Programmable Logic and Applications"},{"journal-title":"MCNC Benchmark Circuits","year":"0","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1989.76956"},{"key":"ref7","article-title":"A novel approach to the placement and routing problems for field programmable gate arrays","volume":"7","author":"nageswara","year":"2007","journal-title":"Applied Soft Computing"},{"key":"ref2","article-title":"A New FPGA Detailed Routing Approach Via Search-Based Boolean Satisfiability","volume":"21","author":"nam","year":"2002","journal-title":"IEEE Trans on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"ref9","first-page":"175","article-title":"A linear-time heuristics for improving network partitions","author":"fiduccia","year":"1982","journal-title":"Proceeding of the 19th Design Automation Conference"},{"key":"ref1","article-title":"Hierarchical Interconnection Structures for Field Programmable Gate Arrays","volume":"5","author":"lai","year":"1997","journal-title":"IEEE Trans on VLSI Systems"}],"event":{"name":"2010 14th International Conference on Computer Supported Cooperative Work in Design (CSCWD)","start":{"date-parts":[[2010,4,14]]},"location":"Shanghai, China","end":{"date-parts":[[2010,4,16]]}},"container-title":["The 2010 14th International Conference on Computer Supported Cooperative Work in Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5466608\/5471868\/05471886.pdf?arnumber=5471886","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,6,1]],"date-time":"2023-06-01T12:33:17Z","timestamp":1685622797000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5471886\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,4]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/cscwd.2010.5471886","relation":{},"subject":[],"published":{"date-parts":[[2010,4]]}}}