{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,19]],"date-time":"2025-11-19T06:58:11Z","timestamp":1763535491522,"version":"3.28.0"},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,4]]},"DOI":"10.1109\/cscwd.2017.8066759","type":"proceedings-article","created":{"date-parts":[[2017,10,25]],"date-time":"2017-10-25T10:07:18Z","timestamp":1508926038000},"page":"584-589","source":"Crossref","is-referenced-by-count":9,"title":["Extendable generic base verification architecture for flash memory controllers based on UVM"],"prefix":"10.1109","author":[{"given":"Khaled","family":"Khalifa","sequence":"first","affiliation":[]}],"member":"263","reference":[{"year":"2013","key":"ref10"},{"key":"ref11","article-title":"A UVM Based Methodology for Processor Verification","author":"bhojak","year":"2015","journal-title":"DVCON"},{"key":"ref12","article-title":"Generic System Verilog Universal Verification Methodology based reusable verification environmentfor efficient verification of image signal processing IPs\/SOCs","volume":"3","author":"jain","year":"2012","journal-title":"International Journal of VLSI Design & Communication Systems (VLSICS)"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/DTIS.2015.7127364"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ECTICon.2014.6839711"},{"journal-title":"The Uvm Primer A step-by-step introduction to the universal verification methodology","year":"2013","author":"salemi","key":"ref15"},{"journal-title":"A Practical Guide to Adopting the Universal Verification Methodology (UVM)","year":"2013","author":"rosenberg","key":"ref16"},{"journal-title":"System Verilog assertions and functional coverage Guide to language methodology and applications","year":"2013","author":"mehta","key":"ref17"},{"journal-title":"Accellera UVM 1 1 Class Reference","year":"2011","key":"ref18"},{"journal-title":"Functional Verification Coverage Measurement and Analysis","year":"2007","author":"piziali","key":"ref4"},{"journal-title":"Accellera UVM 1 1 User Guide","year":"2011","key":"ref3"},{"year":"2012","key":"ref6"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IDT.2013.6727083"},{"year":"0","key":"ref8"},{"journal-title":"SD Specifications (Version 4 10)","year":"2012","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-76530-3"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2006.140"},{"journal-title":"Flex-OneNAND Revision No 1 1","year":"2008","key":"ref9"}],"event":{"name":"2017 IEEE 21st International Conference on Computer Supported Cooperative Work in Design (CSCWD)","start":{"date-parts":[[2017,4,26]]},"location":"Wellington, New Zealand","end":{"date-parts":[[2017,4,28]]}},"container-title":["2017 IEEE 21st International Conference on Computer Supported Cooperative Work in Design (CSCWD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8053876\/8066654\/08066759.pdf?arnumber=8066759","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,11,30]],"date-time":"2017-11-30T15:21:14Z","timestamp":1512055274000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8066759\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,4]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/cscwd.2017.8066759","relation":{},"subject":[],"published":{"date-parts":[[2017,4]]}}}