{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,28]],"date-time":"2026-03-28T16:49:48Z","timestamp":1774716588809,"version":"3.50.1"},"reference-count":32,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,3,3]],"date-time":"2021-03-03T00:00:00Z","timestamp":1614729600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,3,3]],"date-time":"2021-03-03T00:00:00Z","timestamp":1614729600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,3,3]],"date-time":"2021-03-03T00:00:00Z","timestamp":1614729600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,3,3]]},"DOI":"10.1109\/csicc52343.2021.9420564","type":"proceedings-article","created":{"date-parts":[[2021,5,8]],"date-time":"2021-05-08T08:37:26Z","timestamp":1620463046000},"page":"1-8","source":"Crossref","is-referenced-by-count":3,"title":["A Novel Wireless Network-on-Chip Architecture for Multicore Systems"],"prefix":"10.1109","author":[{"given":"Esmaeel","family":"Tahanian","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mohsen","family":"Rezvani","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mansoor","family":"Fateh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1287\/opre.4.6.699"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/IFIPNetworking.2015.7145299"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1007\/978-94-015-7744-1_2"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1002\/adma.200601187"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.900236"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2006.877430"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373578"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"477","DOI":"10.1145\/1854273.1854332","article-title":"ATAC: A 1000-core cache-coherent processor with on-chip optical network","author":"kurian","year":"2010","journal-title":"Proceedings of the 19th International Conference on Parallel Architectures and Compilation Techniques (PACT)"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1394608.1382135"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1016\/j.jpdc.2017.05.002"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2742060.2742082"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2014.7008784"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2015.10"},{"key":"ref28","first-page":"165","article-title":"Design of an efficient noc architecture using millimeter-wave wireless links, in: Quality Electronic Design (ISQED)","author":"deb","year":"2012","journal-title":"2012 13th International Symposium on"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.878263"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2471077"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2009.5071456"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2009.4977511"},{"key":"ref29","author":"nee","year":"2000","journal-title":"OFDM for Wireless Multimedia Communications"},{"key":"ref5","author":"silvano","year":"2010","journal-title":"Low Power Networks-on-Chip"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.176"},{"key":"ref7","first-page":"271","article-title":"A case for globally shared-medium on-chip interconnect","author":"carpenter","year":"2011","journal-title":"2011 38th Annual International Symposium on Computer Architecture (ISCA) ISCA"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2016.01.019"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/S1359-0286(02)00116-X"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2017.90"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.4316\/AECE.2018.02008"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2017.2706691"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.86"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/2536778"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.903914"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2012.6272112"}],"event":{"name":"2021 26th International Computer Conference, Computer Society of Iran (CSICC)","location":"Tehran, Iran","start":{"date-parts":[[2021,3,3]]},"end":{"date-parts":[[2021,3,4]]}},"container-title":["2021 26th International Computer Conference, Computer Society of Iran (CSICC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9420464\/9420539\/09420564.pdf?arnumber=9420564","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T15:41:25Z","timestamp":1652197285000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9420564\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,3,3]]},"references-count":32,"URL":"https:\/\/doi.org\/10.1109\/csicc52343.2021.9420564","relation":{},"subject":[],"published":{"date-parts":[[2021,3,3]]}}}