{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,31]],"date-time":"2025-08-31T10:11:59Z","timestamp":1756635119620,"version":"3.28.0"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,7]]},"DOI":"10.1109\/csndsp.2014.6923943","type":"proceedings-article","created":{"date-parts":[[2014,10,22]],"date-time":"2014-10-22T20:13:31Z","timestamp":1414008811000},"page":"835-840","source":"Crossref","is-referenced-by-count":3,"title":["An adaptive digital background calibration technique using variable step size LMS for pipelined ADC"],"prefix":"10.1109","author":[{"given":"Nahla T.","family":"Abou-El-Kheir","sequence":"first","affiliation":[]},{"given":"Mohmed","family":"Abbas","sequence":"additional","affiliation":[]},{"given":"Mohamed Essam","family":"Khedr","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/78.558478"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1002\/cta.294"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/78.143435"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/ASICON.2009.5351356"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1002\/9780470374122"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.2011.2161026"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032637"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.819167"},{"key":"10","doi-asserted-by":"crossref","first-page":"322","DOI":"10.1109\/TVLSI.2013.2242208","article-title":"Equalization-based digital background calibration technique for pipelined adcs","volume":"22","author":"zeinali","year":"2013","journal-title":"IEEE Transactions on very large scale integration Systems"},{"key":"7","article-title":"Recent advances in digital-domain background calibration techniques for multistep analog-to-digital converters","author":"chiu","year":"2008","journal-title":"Proc Int Solid State and Integrated Circuit Technology Conf"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2003.821306"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.923724"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/4.808906"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cds:20041176"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2008.4672081"}],"event":{"name":"2014 9th International Symposium on Communication Systems, Networks & Digital Signal Processing (CSNDSP)","start":{"date-parts":[[2014,7,23]]},"location":"Manchester, UK","end":{"date-parts":[[2014,7,25]]}},"container-title":["2014 9th International Symposium on Communication Systems, Networks & Digital Sign (CSNDSP)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6913114\/6923783\/06923943.pdf?arnumber=6923943","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T22:52:14Z","timestamp":1498171934000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6923943\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,7]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/csndsp.2014.6923943","relation":{},"subject":[],"published":{"date-parts":[[2014,7]]}}}