{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T14:17:15Z","timestamp":1730211435940,"version":"3.28.0"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,7]]},"DOI":"10.1109\/csndsp.2014.6924002","type":"proceedings-article","created":{"date-parts":[[2014,10,22]],"date-time":"2014-10-22T16:13:31Z","timestamp":1413994411000},"page":"1144-1148","source":"Crossref","is-referenced-by-count":1,"title":["A preamplifier-latch comparator for high accuracy high speed switched-capacitors pipelined ADC"],"prefix":"10.1109","author":[{"given":"Hao","family":"Zheng","sequence":"first","affiliation":[]},{"given":"Xiangning","family":"Fan","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"15","first-page":"75","article-title":"A CMOS dynamic comparator for pipelined ADCs with improved speed\/power ratio","volume":"29","author":"liu","year":"2008","journal-title":"Semiconductors"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2005.1594475"},{"key":"14","first-page":"1162","article-title":"A 1.2V 246-W CMOS latched comparator with neutralization technique for reducing kickback noise","author":"fahmy","year":"2010","journal-title":"TENCON"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2006.1696294"},{"journal-title":"CMOS VLSI Design-A Circuits and Systems Perspective","year":"2005","author":"weste","key":"12"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2002.994941"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.829399"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2012.6271472"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.4028\/www.scientific.net\/AMM.303-306.1842"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2006.875308"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2002.1010662"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS.2010.5774892"},{"key":"4","first-page":"1","article-title":"Design and analysis of metastable-hardened and soft-error tolerant high-performance, low-power flip-flops","author":"li","year":"2002","journal-title":"Int Symp Quality Electronic Design (ISQED)"},{"journal-title":"CMOS Analog Circuit Design","year":"2002","author":"allen","key":"9"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1587\/elex.5.943"}],"event":{"name":"2014 9th International Symposium on Communication Systems, Networks & Digital Signal Processing (CSNDSP)","start":{"date-parts":[[2014,7,23]]},"location":"Manchester, UK","end":{"date-parts":[[2014,7,25]]}},"container-title":["2014 9th International Symposium on Communication Systems, Networks & Digital Sign (CSNDSP)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6913114\/6923783\/06924002.pdf?arnumber=6924002","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T17:37:13Z","timestamp":1490290633000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6924002\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,7]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/csndsp.2014.6924002","relation":{},"subject":[],"published":{"date-parts":[[2014,7]]}}}