{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,30]],"date-time":"2025-08-30T17:13:31Z","timestamp":1756574011826},"reference-count":24,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,7]]},"DOI":"10.1109\/dac18072.2020.9218524","type":"proceedings-article","created":{"date-parts":[[2020,10,9]],"date-time":"2020-10-09T19:57:03Z","timestamp":1602273423000},"source":"Crossref","is-referenced-by-count":31,"title":["A Two-way SRAM Array based Accelerator for Deep Neural Network On-chip Training"],"prefix":"10.1109","author":[{"given":"Hongwu","family":"Jiang","sequence":"first","affiliation":[]},{"given":"Shanshi","family":"Huang","sequence":"additional","affiliation":[]},{"given":"Xiaochen","family":"Peng","sequence":"additional","affiliation":[]},{"given":"Jian-Wei","family":"Su","sequence":"additional","affiliation":[]},{"given":"Yen-Chi","family":"Chou","sequence":"additional","affiliation":[]},{"given":"Wei-Hsing","family":"Huang","sequence":"additional","affiliation":[]},{"given":"Ta-Wei","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Ruhui","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Meng-Fan","family":"Chang","sequence":"additional","affiliation":[]},{"given":"Shimeng","family":"Yu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2616357"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080246"},{"key":"ref3","article-title":"Binarized neural networks","volume-title":"NIPS","author":"Hubara"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-46493-0_32"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2018.2790840"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"},{"key":"ref7","article-title":"Condensenet: An efficient densenet using learned group convolutions","volume-title":"IEEE CVPR","author":"Gao"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.55"},{"key":"ref9","article-title":"Dorefa-net: Training low bitwidth convolutional neural networks with low bitwidth gradients","author":"Zhou","year":"2016"},{"key":"ref10","article-title":"Training and inference with integers in deep neural networks","volume-title":"ICLR","author":"Wu"},{"key":"ref11","article-title":"Scalable methods for 8-bit training of neural networks","volume-title":"Advances in Neural Information Processing Systems","author":"Banner"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1016\/j.neunet.2019.12.027"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2018.8614558"},{"key":"ref14","article-title":"A 1Mb multibit ReRAM computing-in-memory macro with 14.6 ns parallel MAC computing time for CNN based AI edge processors","volume-title":"IEEE ISSCC","author":"Xue"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2015.7409625"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2018.8465935"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2018.8510687"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2018.8310398"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662392"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2899730"},{"key":"ref21","article-title":"TIME: A training-in-memory architecture for memristor-based deep neural networks","volume-title":"IEEE DAC","author":"Chen"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/3357526.3357552"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2019.8702715"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2789723"}],"event":{"name":"2020 57th ACM\/IEEE Design Automation Conference (DAC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2020,7,20]]},"end":{"date-parts":[[2020,7,24]]}},"container-title":["2020 57th ACM\/IEEE Design Automation Conference (DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9211868\/9218488\/09218524.pdf?arnumber=9218524","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,24]],"date-time":"2024-01-24T01:35:52Z","timestamp":1706060152000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9218524\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,7]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/dac18072.2020.9218524","relation":{},"subject":[],"published":{"date-parts":[[2020,7]]}}}