{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,25]],"date-time":"2026-10-25T21:37:21Z","timestamp":1792964241641,"version":"4.5.0"},"reference-count":21,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,7]]},"DOI":"10.1109\/dac18072.2020.9218581","type":"proceedings-article","created":{"date-parts":[[2020,10,9]],"date-time":"2020-10-09T15:57:03Z","timestamp":1602259023000},"page":"1-6","source":"Crossref","is-referenced-by-count":14,"title":["FTDL: A Tailored FPGA-Overlay for Deep Learning with High Scalability"],"prefix":"10.1109","author":[{"given":"Runbin","family":"Shi","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yuhao","family":"Ding","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xuechao","family":"Wei","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"He","family":"Li","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hang","family":"Liu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hayden K.-H.","family":"So","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Caiwen","family":"Ding","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080221"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/3079758"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.23919\/FPL.2017.8056828"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2017.64"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.23919\/FPL.2017.8056824"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317813"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2815603"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2017.25"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062207"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2017.8050344"},{"key":"ref11","article-title":"MLPerf Inference Benchmark","author":"Reddi","year":"2019"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2016.7471828"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021740"},{"key":"ref14","article-title":"A configurable cloud-scale DNN processor for realtime AI","volume-title":"ISCA","author":"Fowers"},{"key":"ref15","volume-title":"Virtex-7 T and XT FPGAs Data Sheet FPGA Data Sheet: DC and AC Switching Characteristics (DS923)","year":"2019"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2019.00061"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2017.8280121"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TBCAS.2019.2914946"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.053"},{"key":"ref20","article-title":"DRAMPower: Open-source DRAM power & energy estimation tool","author":"Chandrasekar","year":"2012"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021736"}],"event":{"name":"2020 57th ACM\/IEEE Design Automation Conference (DAC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2020,7,20]]},"end":{"date-parts":[[2020,7,24]]}},"container-title":["2020 57th ACM\/IEEE Design Automation Conference (DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9211868\/9218488\/09218581.pdf?arnumber=9218581","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,23]],"date-time":"2024-01-23T20:50:24Z","timestamp":1706043024000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9218581\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,7]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/dac18072.2020.9218581","relation":{},"subject":[],"published":{"date-parts":[[2020,7]]}}}