{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,3]],"date-time":"2025-12-03T17:55:14Z","timestamp":1764784514074},"reference-count":16,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,7]]},"DOI":"10.1109\/dac18072.2020.9218600","type":"proceedings-article","created":{"date-parts":[[2020,10,9]],"date-time":"2020-10-09T19:57:03Z","timestamp":1602273423000},"source":"Crossref","is-referenced-by-count":27,"title":["LoPher: SAT-Hardened Logic Embedding on Block Ciphers"],"prefix":"10.1109","author":[{"given":"Akashdeep","family":"Saha","sequence":"first","affiliation":[]},{"given":"Sayandeep","family":"Saha","sequence":"additional","affiliation":[]},{"given":"Siddhartha","family":"Chowdhury","sequence":"additional","affiliation":[]},{"given":"Debdeep","family":"Mukhopadhyay","sequence":"additional","affiliation":[]},{"given":"Bhargab B","family":"Bhattacharya","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2016.7495588"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/3133956.3133985"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317831"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-74735-2_31"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-66787-4_16"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2015.7140252"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2017.7951805"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2017.2740364"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-66787-4_10"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8715163"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-73074-3_13"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/321439.321449"},{"key":"ref13","article-title":"A neutral netlist of 10 combinational benchmark circuits and a target translator","volume-title":"Fortran. ISCAS\u201985","author":"Brglez"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/11935308_38"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2019.2913644"},{"key":"ref16","article-title":"Notes on ITC\u201999 benchmarks","author":"Davidson","year":"1999"}],"event":{"name":"2020 57th ACM\/IEEE Design Automation Conference (DAC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2020,7,20]]},"end":{"date-parts":[[2020,7,24]]}},"container-title":["2020 57th ACM\/IEEE Design Automation Conference (DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9211868\/9218488\/09218600.pdf?arnumber=9218600","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,24]],"date-time":"2024-01-24T00:56:15Z","timestamp":1706057775000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9218600\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,7]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/dac18072.2020.9218600","relation":{},"subject":[],"published":{"date-parts":[[2020,7]]}}}