{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,9]],"date-time":"2026-01-09T18:39:29Z","timestamp":1767983969807,"version":"3.49.0"},"reference-count":20,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,7]]},"DOI":"10.1109\/dac18072.2020.9218621","type":"proceedings-article","created":{"date-parts":[[2020,10,9]],"date-time":"2020-10-09T19:57:03Z","timestamp":1602273423000},"page":"1-6","source":"Crossref","is-referenced-by-count":19,"title":["Closing the Design Loop: Bayesian Optimization Assisted Hierarchical Analog Layout Synthesis"],"prefix":"10.1109","author":[{"given":"Mingjie","family":"Liu","sequence":"first","affiliation":[]},{"given":"Keren","family":"Zhu","sequence":"additional","affiliation":[]},{"given":"Xiyuan","family":"Tang","sequence":"additional","affiliation":[]},{"given":"Biying","family":"Xu","sequence":"additional","affiliation":[]},{"given":"Wei","family":"Shi","sequence":"additional","affiliation":[]},{"given":"Nan","family":"Sun","sequence":"additional","affiliation":[]},{"given":"David Z.","family":"Pan","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691100"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/4.209992"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/4.75012"},{"key":"ref4","article-title":"Invited: Align \u2013 open-source analog layout automation from the ground up","volume-title":"DAC","author":"Kunal"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744865"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/4.391116"},{"key":"ref7","article-title":"An enhanced moea\/d-de and its application to multi-objective analog cell sizing","volume-title":"IEEE Congress on Evolutionary Computation","author":"Liu"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/774572.774620"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3195970.3196078"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317765"},{"key":"ref11","article-title":"Late breaking results: Analog circuit generator based on deep neural network enhanced combinatorial optimization","volume-title":"DAC","author":"Hakhamaneshi"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/5.899053"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.7551\/mitpress\/3206.001.0001"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/s10898-013-0118-2"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TEVC.2003.810758"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942060"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC47756.2020.9045109"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2097172"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942164"},{"issue":"40","key":"ref20","first-page":"1","article-title":"GPflow: A Gaussian process library using TensorFlow","volume":"18","author":"Matthews","year":"2017","journal-title":"Journal of Machine Learning Research"}],"event":{"name":"2020 57th ACM\/IEEE Design Automation Conference (DAC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2020,7,20]]},"end":{"date-parts":[[2020,7,24]]}},"container-title":["2020 57th ACM\/IEEE Design Automation Conference (DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9211868\/9218488\/09218621.pdf?arnumber=9218621","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,24]],"date-time":"2024-01-24T00:56:24Z","timestamp":1706057784000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9218621\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,7]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/dac18072.2020.9218621","relation":{},"subject":[],"published":{"date-parts":[[2020,7]]}}}