{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T16:55:32Z","timestamp":1773248132853,"version":"3.50.1"},"reference-count":19,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,7]]},"DOI":"10.1109\/dac18072.2020.9218676","type":"proceedings-article","created":{"date-parts":[[2020,10,9]],"date-time":"2020-10-09T19:57:03Z","timestamp":1602273423000},"page":"1-6","source":"Crossref","is-referenced-by-count":80,"title":["Co-Exploration of Neural Architectures and Heterogeneous ASIC Accelerator Designs Targeting Multiple Tasks"],"prefix":"10.1109","author":[{"given":"Lei","family":"Yang","sequence":"first","affiliation":[]},{"given":"Zheyu","family":"Yan","sequence":"additional","affiliation":[]},{"given":"Meng","family":"Li","sequence":"additional","affiliation":[]},{"given":"Hyoukjun","family":"Kwon","sequence":"additional","affiliation":[]},{"given":"Liangzhen","family":"Lai","sequence":"additional","affiliation":[]},{"given":"Tushar","family":"Krishna","sequence":"additional","affiliation":[]},{"given":"Vikas","family":"Chandra","sequence":"additional","affiliation":[]},{"given":"Weiwen","family":"Jiang","sequence":"additional","affiliation":[]},{"given":"Yiyu","family":"Shi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref1","article-title":"Neural architecture search with reinforcement learning","volume-title":"Proc. of ICLR","author":"Zoph"},{"key":"ref2","article-title":"Darts: Differentiable architecture search","volume-title":"Proc. of ICLR","author":"Liu"},{"key":"ref3","first-page":"4092","article-title":"Efficient neural architecture search via parameter sharing","volume-title":"Proc. of ICML","author":"Pham"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2019.01099"},{"key":"ref5","article-title":"Proxylessnas: Direct neural architecture search on target task and hardware","volume-title":"Proc. of ICLR","author":"Cai"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317757"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317829"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001177"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080254"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750389"},{"key":"ref11","volume-title":"Nvdla deep learning accelerator","year":"2017"},{"key":"ref14","article-title":"Herald: Optimizing heterogeneous dnn accelerators for edge devices","author":"Kwon","year":"2019","journal-title":"arXiv preprint arXiv:1909.07437"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358252"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-24574-4_28"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/BF00992696"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/92.736132"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2005.71"},{"key":"ref20","first-page":"2820","article-title":"Mnasnet: Platform-aware neural architecture search for mobile","volume-title":"Proc. of CVPR"},{"key":"ref21","article-title":"When networks disagree: Ensemble methods for hybrid neural networks","volume-title":"Technical report","author":"Perrone","year":"1992"}],"event":{"name":"2020 57th ACM\/IEEE Design Automation Conference (DAC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2020,7,20]]},"end":{"date-parts":[[2020,7,24]]}},"container-title":["2020 57th ACM\/IEEE Design Automation Conference (DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9211868\/9218488\/09218676.pdf?arnumber=9218676","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,24]],"date-time":"2024-01-24T00:55:30Z","timestamp":1706057730000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9218676\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,7]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/dac18072.2020.9218676","relation":{},"subject":[],"published":{"date-parts":[[2020,7]]}}}