{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,20]],"date-time":"2024-09-20T16:40:43Z","timestamp":1726850443348},"reference-count":24,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,7]]},"DOI":"10.1109\/dac18072.2020.9218682","type":"proceedings-article","created":{"date-parts":[[2020,10,9]],"date-time":"2020-10-09T19:57:03Z","timestamp":1602273423000},"page":"1-6","source":"Crossref","is-referenced-by-count":5,"title":["A Cross-Layer Power and Timing Evaluation Method for Wide Voltage Scaling"],"prefix":"10.1109","author":[{"given":"Wenjie","family":"Fu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Leilei","family":"Jin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ming","family":"Ling","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yu","family":"Zheng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Longxing","family":"Shi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2778281"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"article-title":"Energy efficiency of many-soft-core processors","year":"2016","author":"Castells-Rufas","key":"ref3"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2009143"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2352354"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372666"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105405"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2260569"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446104"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2014.6742907"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2012.6263951"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2007.913186"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2905009"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342114"},{"key":"ref16","article-title":"Amps: Accelerating mcpat power evaluation without cycle-accurate simulations","author":"Fu","year":"2019","journal-title":"IEEE Embedded Systems Letters"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/SIECPC.2011.5876976"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429419"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065605"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1287\/opre.9.2.145"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2293886"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1989.100747"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2001.912621"},{"key":"ref24","first-page":"1","article-title":"Opensparc: An open platform for hardware reliability experimentation","volume-title":"Fourth Workshop on Silicon Errors in Logic-System Effects (SELSE)","author":"Parulkar"}],"event":{"name":"2020 57th ACM\/IEEE Design Automation Conference (DAC)","start":{"date-parts":[[2020,7,20]]},"location":"San Francisco, CA, USA","end":{"date-parts":[[2020,7,24]]}},"container-title":["2020 57th ACM\/IEEE Design Automation Conference (DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9211868\/9218488\/09218682.pdf?arnumber=9218682","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,24]],"date-time":"2024-01-24T00:55:19Z","timestamp":1706057719000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9218682\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,7]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/dac18072.2020.9218682","relation":{},"subject":[],"published":{"date-parts":[[2020,7]]}}}