{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,25]],"date-time":"2026-06-25T01:59:44Z","timestamp":1782352784547,"version":"3.54.5"},"reference-count":29,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,7]]},"DOI":"10.1109\/dac18072.2020.9218718","type":"proceedings-article","created":{"date-parts":[[2020,10,9]],"date-time":"2020-10-09T19:57:03Z","timestamp":1602273423000},"page":"1-6","source":"Crossref","is-referenced-by-count":15,"title":["Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency"],"prefix":"10.1109","author":[{"given":"Licheng","family":"Guo","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jason","family":"Lau","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yuze","family":"Chi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jie","family":"Wang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Cody Hao","family":"Yu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zhe","family":"Chen","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zhiru","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jason","family":"Cong","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2019.00027"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240850"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2016.50"},{"key":"ref4","article-title":"Automated accelerator generation and optimization with com-posable, parallel and pipeline architecture","author":"Cong","journal-title":"DAC \u201918"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3377811.3380340"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1016\/j.entcs.2005.05.036"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2554688.2554775"},{"key":"ref8","first-page":"57","journal-title":"Intel Hyperflex Architecture High-Performance Design Handbook"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3218603.3218637"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021753"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3174243.3174255"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218680"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1991.185212"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2422.322412"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/123186.123303"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1996.568938"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775885"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/611817.611845"},{"key":"ref19","first-page":"383","author":"Weaver","year":"2008","journal-title":"Retiming, repipelining and c-slow retiming"},{"key":"ref20","article-title":"Register retiming technique","volume-title":"US Patent 7,120,883","author":"Van Antwerpen"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2018.00042"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744801"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/2684746.2689063"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ASICON.2015.7516905"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-DAT.2016.7482547"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/2160916.2160952"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744893"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2018.8399766"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2018.00028"}],"event":{"name":"2020 57th ACM\/IEEE Design Automation Conference (DAC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2020,7,20]]},"end":{"date-parts":[[2020,7,24]]}},"container-title":["2020 57th ACM\/IEEE Design Automation Conference (DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9211868\/9218488\/09218718.pdf?arnumber=9218718","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,24]],"date-time":"2024-01-24T01:16:44Z","timestamp":1706059004000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9218718\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,7]]},"references-count":29,"URL":"https:\/\/doi.org\/10.1109\/dac18072.2020.9218718","relation":{},"subject":[],"published":{"date-parts":[[2020,7]]}}}