{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T13:29:19Z","timestamp":1725715759292},"reference-count":9,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,7]]},"DOI":"10.1109\/dac18072.2020.9218723","type":"proceedings-article","created":{"date-parts":[[2020,10,9]],"date-time":"2020-10-09T15:57:03Z","timestamp":1602259023000},"page":"1-6","source":"Crossref","is-referenced-by-count":7,"title":["GUI-Enhanced Layout Generation of FFE SST TXs for Fast High-Speed Serial Link Design"],"prefix":"10.1109","author":[{"given":"Seungho","family":"Han","sequence":"first","affiliation":[]},{"given":"Sungyu","family":"Jeong","sequence":"additional","affiliation":[]},{"given":"Chanho","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Hong-June","family":"Park","sequence":"additional","affiliation":[]},{"given":"Byungsub","family":"Kim","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691100"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2018.8357061"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2019.2911404"},{"key":"ref4","article-title":"Layout Automation in Analog IC Design with Formalized and Nonformalized Expert Knowledge","volume-title":"Ph.D dissertation, Computer Science, Electrical Engineering and Information Technology, University of Stuttgart, Baden-W\u00fcrttemberg","author":"Marolt","year":"2018"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2216414"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2714180"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2006230"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2008.4672163"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/CSICS.2016.7751013"}],"event":{"name":"2020 57th ACM\/IEEE Design Automation Conference (DAC)","start":{"date-parts":[[2020,7,20]]},"location":"San Francisco, CA, USA","end":{"date-parts":[[2020,7,24]]}},"container-title":["2020 57th ACM\/IEEE Design Automation Conference (DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9211868\/9218488\/09218723.pdf?arnumber=9218723","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,23]],"date-time":"2024-01-23T20:25:58Z","timestamp":1706041558000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9218723\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,7]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/dac18072.2020.9218723","relation":{},"subject":[],"published":{"date-parts":[[2020,7]]}}}