{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,10]],"date-time":"2026-02-10T20:07:53Z","timestamp":1770754073450,"version":"3.50.0"},"reference-count":20,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,7]]},"DOI":"10.1109\/dac18072.2020.9218756","type":"proceedings-article","created":{"date-parts":[[2020,10,9]],"date-time":"2020-10-09T15:57:03Z","timestamp":1602259023000},"page":"1-6","source":"Crossref","is-referenced-by-count":9,"title":["Invited: Chipyard - An Integrated SoC Research and Implementation Environment"],"prefix":"10.1109","author":[{"given":"Alon","family":"Amid","sequence":"first","affiliation":[]},{"given":"David","family":"Biancolin","sequence":"additional","affiliation":[]},{"given":"Abraham","family":"Gonzalez","sequence":"additional","affiliation":[]},{"given":"Daniel","family":"Grubb","sequence":"additional","affiliation":[]},{"given":"Sagar","family":"Karandikar","sequence":"additional","affiliation":[]},{"given":"Harrison","family":"Liew","sequence":"additional","affiliation":[]},{"given":"Albert","family":"Magyar","sequence":"additional","affiliation":[]},{"given":"Howard","family":"Mao","sequence":"additional","affiliation":[]},{"given":"Albert","family":"Ou","sequence":"additional","affiliation":[]},{"given":"Nathan","family":"Pemberton","sequence":"additional","affiliation":[]},{"given":"Paul","family":"Rigge","sequence":"additional","affiliation":[]},{"given":"Colin","family":"Schmidt","sequence":"additional","affiliation":[]},{"given":"John","family":"Wright","sequence":"additional","affiliation":[]},{"given":"Jerry","family":"Zhao","sequence":"additional","affiliation":[]},{"given":"Jonathan","family":"Bachrach","sequence":"additional","affiliation":[]},{"given":"Sophia","family":"Shao","sequence":"additional","affiliation":[]},{"given":"Borivoje","family":"Nikolic","sequence":"additional","affiliation":[]},{"given":"Krste","family":"Asanovic","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3282307"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2016.11"},{"key":"ref3","volume-title":"The rocket chip generator","author":"Asanovi\u0107","year":"2016"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2872362.2872414"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2905018"},{"key":"ref6","article-title":"Diplomatic design patterns: A tilelink case study","volume-title":"1st Workshop on Computer Architecture Research with RISC-V","author":"Cook"},{"key":"ref7","volume-title":"The berkeley out-of-order machine (boom): An industry-competitive, synthesizable, parameterized risc-v processor","author":"Celio","year":"2015"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2926114"},{"key":"ref9","volume-title":"The hwacha vector-fetch architecture manual, version 3.8. 1","author":"Lee","year":"2015"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203780"},{"key":"ref11","article-title":"Invited paper: A scalable approach to ip management with fusesoc","volume-title":"Workshop on Open Source Design Automation","author":"Kindgren"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00014"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3373376.3378455"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED48828.2020.9136999"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2016.04.006"},{"key":"ref16","article-title":"Libgloss, a free board support package (bsp)"},{"key":"ref17","article-title":"The nvidia deep learning accelerator","volume-title":"Hot Chips 30: The Flint Center for the Performing Arts","author":"Sijstermans"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/EMC249363.2019.00012"},{"key":"ref19","article-title":"Gemmini: An agile systolic array generator enabling systematic evaluations of deep-learning architectures","author":"Genc","year":"2019"},{"key":"ref20","article-title":"EE290-2 Hardware for Machine Learning. Lab 3: Tiling and Optimization for Accelerators","author":"Amid","year":"2020"}],"event":{"name":"2020 57th ACM\/IEEE Design Automation Conference (DAC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2020,7,20]]},"end":{"date-parts":[[2020,7,24]]}},"container-title":["2020 57th ACM\/IEEE Design Automation Conference (DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9211868\/9218488\/09218756.pdf?arnumber=9218756","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,23]],"date-time":"2024-01-23T19:56:39Z","timestamp":1706039799000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9218756\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,7]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/dac18072.2020.9218756","relation":{},"subject":[],"published":{"date-parts":[[2020,7]]}}}