{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T01:11:51Z","timestamp":1740100311435,"version":"3.37.3"},"reference-count":28,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,12,5]],"date-time":"2021-12-05T00:00:00Z","timestamp":1638662400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,12,5]],"date-time":"2021-12-05T00:00:00Z","timestamp":1638662400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,12,5]],"date-time":"2021-12-05T00:00:00Z","timestamp":1638662400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100012166","name":"National Key Research and Development Program of China","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,12,5]]},"DOI":"10.1109\/dac18074.2021.9586146","type":"proceedings-article","created":{"date-parts":[[2021,11,8]],"date-time":"2021-11-08T23:30:34Z","timestamp":1636414234000},"page":"1093-1098","source":"Crossref","is-referenced-by-count":4,"title":["CDAR-DRAM: An In-situ Charge Detection and Adaptive Data Restoration DRAM Architecture for Performance and Energy Efficiency Improvement"],"prefix":"10.1109","author":[{"given":"Chuxiong","family":"Lin","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Weifeng","family":"He","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yanan","family":"Sun","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhigang","family":"Mao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mingoo","family":"Seok","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950391"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2006.1598122"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2009.2023248"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2508148.2485928"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3140659.3080242"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/3195970.3196136"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056057"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835956"},{"key":"ref18","first-page":"1","article-title":"Exploiting expendable process-margins in DRAMs for run-time performance optimization","author":"chandrasekar","year":"2014","journal-title":"DATE"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00061"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/2254756.2254778"},{"key":"ref4","first-page":"298","article-title":"Reducing DRAM Latency via Charge-Level-Aware Look-Ahead Partial Restoration","author":"wang","year":"2018","journal-title":"Micro"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379244"},{"key":"ref3","first-page":"615","article-title":"Tiered-latency DRAM: A low latency and low cost DRAM architecture","author":"lee","year":"2013","journal-title":"HPCA"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446093"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446096"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750408"},{"key":"ref7","article-title":"Co-architecting controllers and DRAM to enhance DRAM process scaling","author":"kang","year":"2014","journal-title":"The Memory Forum"},{"journal-title":"4Gb x4 x8 x16 DDR3L SDRAM","year":"2011","key":"ref2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835978"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2366231.2337161"},{"journal-title":"DRAM power model (2010)","year":"0","key":"ref20"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488762"},{"journal-title":"Predictive Technology Model","year":"0","key":"ref21"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/1064978.1065034"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2015.2414456"},{"key":"ref26","first-page":"363","article-title":"Understanding the energy consumption of dynamic random access memories","author":"vogelsang","year":"2010","journal-title":"Micro"},{"year":"2012","author":"chandrasekar","key":"ref25"}],"event":{"name":"2021 58th ACM\/IEEE Design Automation Conference (DAC)","start":{"date-parts":[[2021,12,5]]},"location":"San Francisco, CA, USA","end":{"date-parts":[[2021,12,9]]}},"container-title":["2021 58th ACM\/IEEE Design Automation Conference (DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9585997\/9586083\/09586146.pdf?arnumber=9586146","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T16:55:51Z","timestamp":1652201751000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9586146\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,12,5]]},"references-count":28,"URL":"https:\/\/doi.org\/10.1109\/dac18074.2021.9586146","relation":{},"subject":[],"published":{"date-parts":[[2021,12,5]]}}}